• Title/Summary/Keyword: Floating Gate

Search Result 192, Processing Time 0.022 seconds

Electrical Characteristics of Floating Island IGBT Using Trench Gate Structure (트렌치 게이트를 이용한 Floating Island IGBT의 전기적 특성에 관한 고찰)

  • Cho, Yu-Seup;Jung, Eun-Sik;Oh, Kum-Mi;Sung, Man-Young
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.25 no.4
    • /
    • pp.247-252
    • /
    • 2012
  • IGBT (insulated gate bipolar transistor) has been widely used around the power industry as it has good switching performance and its excellent conductance. In order to reduce power loss during switch turn-on state, it is essential to reduce its resistance. However, trade off relationship between breakdown voltage and device conductance is the greatest obstacle on the way of improvement. Floating island structure is one of the solutions. Still, under optimized device condition for the best performance, improvement rate is negligible. Therefore, this paper suggests adding trench gate on floating island structure to eliminate JFET (junction field effect transistor) area to reduce resistance and activate floating island effect. Experimental result by 2D simulation using TCAD, shows 20% improvement of turn-on state voltage drop.

Fabrication and Characterization of Photo-Sensors for Very Small Scale Image System (초소형 영상시스템을 위한 광센서 제조 및 특성평가)

  • Shin, K.S.;Paek, K.K.;Lee, Y.S.;Lee, Y.H.;Park, J.H.;Ju, B.K.
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2000.04a
    • /
    • pp.187-190
    • /
    • 2000
  • We fabricated general photo diode, surface etched photo diode and floating gate MOSFET by CMOS process. In a design stage, we expect that surface etched photo diode will be improved as to photo sensitivity. However, because the surface of silicon was damaged in etching process, the surface etched diode had a high dark current as well as low photo current level. Finally, we examined the current-voltage properties for the floating gate MOSFET on n-well and confirmed that the device can be act as an efficient photo-sensor. The floating gate MOSFET was operated in parasitic bipolar transistor mode.

  • PDF

Floating Power Supply Based on Bootstrap Operation for Three-Level Neutral-Point-Clamped Voltage-Source Inverter

  • Nguyen, Qui Tu Vo;Lee, Dong-Choon
    • Proceedings of the KIPE Conference
    • /
    • 2011.11a
    • /
    • pp.3-4
    • /
    • 2011
  • This paper presents a survey of floating power supply based on bootstrap operation for three-level voltage-source inverters. The floating power supply for upper switches is achieved by the bootstrap capacitor charged during on-time of the switch underneath. Hence, a large number of bulky isolated DC/DC power supplies for each gate driver are reduced. The Pspice simulation results show the behavior of bootstrap devices and the performance of bootstrap capacitor voltage.

  • PDF

A Study on Gate driver with Boot-strap chain to Drive Multi-level PDP Driver Application (Multi-level PDP 구동회로를 위한 Gate driver의 Boot-strap chain에 관한 연구)

  • Nam, Won-Seok;Hong, Sung-Soo;SaKong, Suk-Chin;Roh, Chung-Wook
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.11 no.2
    • /
    • pp.120-126
    • /
    • 2006
  • A gate driver with Boot-strap chain is proposed to drive Multi-level PDP sustain switches. The proposed gate driver uses only one boot-strap capacitor and one diode per each MOSFETs switch without floating power supply. By adoption of this gate driver circuits, the size, weight and the cost of the driver board can be reduced.

Electrical Characteristics of Single-silicon TFT Structure with Symmetric Dual-gate for Kink Effect Suppression

  • Kang Ey-Goo;Lee Dae-Yeon;Lee Chang-Hun;Kim Chang-Hun;Sung Man-Young
    • Transactions on Electrical and Electronic Materials
    • /
    • v.7 no.2
    • /
    • pp.53-57
    • /
    • 2006
  • In this paper, a Symmetric Dual-gate Single-Si TFT, which includes three split floating n+ zones, is simulated. This structure drastically reduces the kink-effect and improves the on-current. This is due to the separated floating n+ zones, the transistor channel region is split into four zones with different lengths defined by a floating n+ region. This structure allows effective reduction in the kink-effect, depending on thy length of the two sub-channels. The on-current of the proposed dual-gate structure is 0.9 mA, while that of the conventional dual-gate structure is 0.5 mA, at both 12 V drain and 7 V gate voltages. This result shows an 80% enhancement in on-current. In addition, the reduction of electric field in the channel region compared to a conventional single-gate TFT and the reduction of the output conductance in the saturation region, is observed. In addition, the reduction in hole concentration, in the channel region, in order for effectively reducing the kink-effect, is also confirmed.

Study of the 1,200 V-Class Floating Island IGBT (1,200 V급 Floating Island IGBT의 관한 연구)

  • Kang, Ey Goo
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.29 no.9
    • /
    • pp.523-526
    • /
    • 2016
  • This paper was researched about 1,200 V level floating island IGBT (insulated gate bipolar transistor). Presently, 1,200 V level IGBT is used in Inverter for distributed power generation. We analyzed and compared electrical charateristics of the proposed floating island IGBT and conventional IGBT. For analyzing and comparison, we used T-CAD tool and simulated the electrical charateristics of the devices. And we extracted optimal design and process parameter of the devices. As a result of experiments, we obtained 1,456 V and 1,459 V of breakdown voltages, respectively. And we obatined 4.06 V and 4.09 V of threshold voltages, respectively. On the other hand, on-state voltage drop of floating island IGBT was 3.75 V. but on-state vlotage drop of the conventional IGBT was 4.65 V. Therefore, we almost knew that the proposed floating island IGBT was superior than the conventional IGBT in terms of power dissipation.

Effects of $SiO_2$ or SiON tunneling gate oxide on Au nano-particles floating gate memory (Au 나노 입자를 이용한 floating gate memory에서 $SiO_2$ or SiON 터널링 게이트 산화막의 영향)

  • Koo, Hyun-Mo;Lee, Woo-Hyun;Cho, Won-Ju;Koo, Sang-Mo;Chung, Hong-Bay;Lee, Dong-Uk;Kim, Jae-Hoon;Lee, Min-Seung;Kim, Eun-Kyu
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2006.11a
    • /
    • pp.67-68
    • /
    • 2006
  • Floating gate non-volatile memory devices with Au nano-particles embedded in SiON or $SiO_2$ dielectrics were fabricated by digital sputtering method. The size and the density of Au are 4nm and $2{\times}10^{-12}cm^{-2}$, respectively. The floating gate memory of MOSFET with 5nm tunnel oxide and 45nm control oxide have been fabricated. This devices revealed a memory effect which due to proGrainming and erasing works perform by a gate bias stress repeatedly.

  • PDF

Breakdown Characteristics of Silicon Nanowire N-channel GAA MOSFET (실리콘 나노와이어 N-채널 GAA MOSFET의 항복특성)

  • Ryu, In Sang;Kim, Bo Mi;Lee, Ye Lin;Park, Jong Tae
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.20 no.9
    • /
    • pp.1771-1777
    • /
    • 2016
  • In this thesis, the breakdown voltage characteristics of silicon nanowire N-channel GAA MOSFETs were analyzed through experiments and 3-dimensional device simulation. GAA MOSFETs with the gate length of 250nm, the gate dielectrics thickness of 6nm and the channel width ranged from 400nm to 3.2um were used. The breakdown voltage was decreased with increasing gate voltage but it was increased at high gate voltage. The decrease of breakdown voltage with increasing channel width is believed due to the increased current gain of parasitic transistor, which was resulted from the increased potential in channel center through floating body effects. When the positive charge was trapped into the gate dielectrics after gate stress, the breakdown voltage was decreased due to the increased potential in channel center. When the negative charge was trapped into the gate dielectrics after gate stress, the breakdown voltage was increased due to the decreased potential in channel center. We confirmed that the measurement results were agreed with the device simulation results.

A Novel 1700V 4H-SiC Double Trench MOSFET Structure for Low Switching Loss (스위칭 손실을 줄인 1700 V 4H-SiC Double Trench MOSFET 구조)

  • Na, Jae-Yeop;Jung, Hang-San;Kim, Kwang-Su
    • Journal of IKEEE
    • /
    • v.25 no.1
    • /
    • pp.15-24
    • /
    • 2021
  • In this paper, 1700 V EPDT (Extended P+ shielding floating gate Double Trench) MOSFET structure, which has a smaller switching time and loss than CDT (Conventional Double Trench) MOSFET, is proposed. The proposed EPDT MOSFET structure extended the P+ shielding area of the source trench in the CDT MOSFET structure and divided the gate into N+ and floating P- polysilicon gate. By comparing the two structures through Sentaurus TCAD simulation, the on-resistance was almost unchanged, but Crss (Gate-Drain Capacitance) decreased by 32.54 % and 65.5 %, when 0 V and 7 V was applied to the gate respectively. Therefore, the switching time and loss were reduced by 45 %, 32.6 % respectively, which shows that switching performance was greatly improved.

An analysis of new IGBT(Insulator Gate Bipolar Transistor) structure having a additional recessedwith E-field shielding layer

  • Yu, Seung-Woo;Lee, Han-Shin;Kang, Ey-Goo;Sung, Man-Young
    • Journal of IKEEE
    • /
    • v.11 no.4
    • /
    • pp.247-251
    • /
    • 2007
  • The recessed gate IGBT has a lower on-state voltage drop compared with the DMOS IGBT, because there is no JFET resistance. But because of the electric field concentration in the corner of the gate edge, the breakdown voltage decreases. This paper is about the new structure to effectively improve the Vce(sat) voltage without breakdown voltage drop in 1700V NPT type recessed gate IGBT with p floating shielding layer. For the fabrication of the recessed gate IGBT with p floating shielding layer, it is necessary to perform the only one implant step for the shielding layer. Analysis on the Breakdown voltage shows the improved values compared to the conventional recessed gate IGBT structures. The result shows the improvement on Breakdown voltage without worsening other characteristics of the device. The electrical characteristics were studied by MEDICI simulation results.

  • PDF