

Au 나노입자를 이용한 floating gate memory에서 SiO₂ or SiON 터널링 게이트 산화막의 영향

구현모, 이우현, 조원주, 구상모, 정홍배, ¹이동욱, ¹김재훈, ¹이민성, ¹김은규
광운대학교 전자재료공학과, ¹한양대학교 물리학과

Effects of SiO₂ or SiON tunneling gate oxide on Au nano-particles floating gate memory

Hyun-Mo Koo, Woo-Hyun Lee, Won-Ju Cho, Sang-Mo Koo, Hongbay Chung, ¹Dong Uk Lee, ¹Jae-Hoon Kim,
¹Min Seung Lee and ¹Eun Kyu Kim

Department of Electronic materials engineering, Kwangwoon Univ., ¹Department of Physics, Hanyang Univ., Seoul. Korea

Abstract : Floating gate non-volatile memory devices with Au nano-particles embedded in SiON or SiO₂ dielectrics were fabricated by digital sputtering method. The size and the density of Au are 4nm and $2 \times 10^{12} \text{ cm}^{-2}$, respectively. The floating gate memory of MOSFET with 5nm tunnel oxide and 45nm control oxide have been fabricated. This devices revealed a memory effect which due to programming and erasing works perform by a gate bias stress repeatedly.

Key Words : Floating gated non-volatile memory, nano-particles, Au/SiON/SiO₂

1. Introduction

Demand for high density and high performance non-volatile memory has rapidly grown portable electronic devices, such as cellular phones and digital cameras. Although the scaling down of devices is essential for the high-performance flash memory, a conventional flash memory technology has various problems. The thickness of the tunneling gate oxide in a conventional flash memory device can not be scaled down with the device size due to the difficulties of keeping the excellent charge retention and endurance characteristics. In order to overcome the limits of scaling down in the flash memory technology, new non-volatile memories such as Si quantum dot memory and SONOS (silicon-oxide-nitride-oxide-silicon) memory have been proposed. However, the density of charge retention sites and the uniformity of memory window are not sufficient in these memories [1-3].

In this work, we propose floating gate non-volatile memory devices with Au nano-particles embedded in SiON or SiO₂ dielectrics using digital sputtering method and compare with the electrical characteristics.

2. Experiments

MOS capacitors with Au film of 1 nm thickness in dielectric of different composition such as SiO_xN_y were fabricated to optimize the metal nano-particle formation process conditions. The floating gate memory of MOSFET with Au nano-particles were fabricated on the p-type UNIBOND SOI wafers with a 100 nm top Si layer and a 200 nm buried oxide layer. The thickness of tunneling oxide(SiO₂ or SiON) was 5 nm by using sputtering method.

After the deposition of 1 nm thick Au thin film as metal nano-particles, the deposition of control oxide(SiO₂ or SiON) with 45 nm was followed by sequential sputtering. The Au nano-particles were annealed at 800 °C for 10 s to remove the surface defects because the surface defects play a role of charging sites between insulator and Au nano-particles. The aluminum layer with a 200 nm was deposited on the control oxide and the patterning of gate electrode was followed. Finally, the phosphorus plasma doping at elevated temperature was carried out for source-drain doping [4]. The NFGM (nano-floating gate memory) devices were analyzed by measuring the programing/erasing characteristics.

3. Results and Discussion

Figure 1 shows C-V curves of the MOS capacitors which contains 1 nm Au film in dielectric of different composition such as SiO_xN_y. The C-V curve of SiO_{1.3}N₁ appeared regular form [5].




Figure 1. C-V characteristics of MOS capacitors

Figure 2 shows that TEM images of Au particles using 1 nm thickness Au film. The average diameter of particles was 4 nm and the density was $2 \times 10^8 \text{ cm}^{-2}$. The shape of particles in $\text{SiO}_{1.3}\text{N}_1$ is clearer than that of particles in SiO_2 matrix.




Figure 2. TEM images of the Au nano-particles formed by Au film with the nominal thickness 1 nm.

Figure 3 shows the memory window and the retention characteristics of Au nano-particles NFGM. The memory window due to the threshold voltage shift was about 2 V and 1.5 V in the $\text{SiO}_{1.3}\text{N}_1$ or SiO_2 matrix, respectively. However, the memory window was decreased rapidly as time elapse. The reason of this degradation is considered to be a leakage current through $\text{SiO}_{1.3}\text{N}_1$ or SiO_2 tunneling barrier because there are many defects.




Figure 3. Retention time of NFGM with Au nano-particles embedded in (a) $\text{SiO}_{1.3}\text{N}_1$ and (b) SiO_2 dielectrics

4. Conclusions

In this study, the NFGM devices were fabricated with Au nano-particles embedded in $\text{SiO}_{1.3}\text{N}_1$ or SiO_2 dielectrics by

digital sputtering method. The memory window due to the threshold voltage shift was about 2 V and 1.5 V in the $\text{SiO}_{1.3}\text{N}_1$ or SiO_2 matrix, respectively. It is found that the V_{th} window was maintained about 0.8 V and 0.6 V after an electrical stress of 10^4 s in the $\text{SiO}_{1.3}\text{N}_1$ or SiO_2 matrix, respectively. The $\text{SiO}_{1.3}\text{N}_1$ matrix showed better electrical charging properties than the SiO_2 matrix. We expect that the metal nano-particles are advantageous to apply highly integrated non-volatile memory device by improving the quality of $\text{SiO}_{1.3}\text{N}_1$ matrix.

5. References

- [1] S. Tiwari, F. Rana, H. Hanafi, A. Hartstein, E. F. Crabbe and K. Chan, *Appl. Phys. Lett.* **68**, 1377 (1996)
- [2] R. Bez, E. Camerlenghi, A. Modelli, and A. Visconti, *Proc. IEEE* **91**, 489 (2003)
- [3] S.-K. Sung, I.-H. Park, C. J. Lee, Y. K. Lee, J. D. Lee, B.-G. Park, S. D. Chae, and C. W. Kim, *IEEE Trans. Nanotechnol.* **2**, 258 (2003)
- [4] Won-Ju Cho, Chang-Geun Ahn, Kiju Im, Jong-Heon Yang, Jihun Oh, In-Bok Baek, and Seongjae Lee, *IEEE Electron Device Lett.*, Vol.25, No.63, pp.366-368 (2004)
- [5] Min Seung LEE, Jae Hoon KIM, Eun Kyu KIM and Won Mok KIM, *J. Korean Phys. Soc.* Vol. 48, No. 6, pp.1552~1555 (2006)