• Title/Summary/Keyword: superjunction

Search Result 9, Processing Time 0.022 seconds

Development of 900 V Class MOSFET for Industrial Power Modules (산업 파워 모듈용 900 V MOSFET 개발)

  • Chung, Hunsuk
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.33 no.2
    • /
    • pp.109-113
    • /
    • 2020
  • A power device is a component used as a switch or rectifier in power electronics to control high voltages. Consequently, power devices are used to improve the efficiency of electric-vehicle (EV) chargers, new energy generators, welders, and switched-mode power supplies (SMPS). Power device designs, which require high voltage, high efficiency, and high reliability, are typically based on MOSFET (metal-oxide-semiconductor field-effect transistor) and IGBT (insulated-gate bipolar transistor) structures. As a unipolar device, a MOSFET has the advantage of relatively fast switching and low tail current at turn-off compared to IGBT-based devices, which are built on bipolar structures. A superjunction structure adds a p-base region to allow a higher yield voltage due to lower RDS (on) and field dispersion than previous p-base components, significantly reducing the total gate charge. To verify the basic characteristics of the superjunction, we worked with a planar type MOSFET and Synopsys' process simulation T-CAD tool. A basic structure of the superjunction MOSFET was produced and its changing electrical characteristics, tested under a number of environmental variables, were analyzed.

Simulation and Fabrication Studies of Semi-superjunction Trench Power MOSFETs by RSO Process with Silicon Nitride Layer

  • Na, Kyoung Il;Kim, Sang Gi;Koo, Jin Gun;Kim, Jong Dae;Yang, Yil Suk;Lee, Jin Ho
    • ETRI Journal
    • /
    • v.34 no.6
    • /
    • pp.962-965
    • /
    • 2012
  • In this letter, we propose a new RESURF stepped oxide (RSO) process to make a semi-superjunction (semi-SJ) trench double-diffused MOSFET (TDMOS). In this new process, the thick single insulation layer ($SiO_2$) of a conventional device is replaced by a multilayered insulator ($SiO_2/SiN_x/TEOS$) to improve the process and electrical properties. To compare the electrical properties of the conventional RSO TDMOS to those of the proposed TDMOS, that is, the nitride_RSO TDMOS, simulation studies are performed using a TCAD simulator. The nitride_RSO TDMOS has superior properties compared to those of the RSO TDMOS, in terms of drain current and on-resistance, owing to a high nitride permittivity. Moreover, variations in the electrical properties of the nitride_RSO TDMOS are investigated using various devices, pitch sizes, and thicknesses of the insulator. Along with an increase of the device pitch size and the thickness of the insulator, the breakdown voltage slowly improves due to a vertical field plate effect; however, the drain current and on-resistance degenerate, owing to a shrinking of the drift width. The nitride_RSO TDMOS is successfully fabricated, and the blocking voltage and specific on-resistance are 108 V and $1.1m{\Omega}cm^2$, respectively.

Fabrication of Superjunction Trench Gate Power MOSFETs Using BSG-Doped Deep Trench of p-Pillar

  • Kim, Sang Gi;Park, Hoon Soo;Na, Kyoung Il;Yoo, Seong Wook;Won, Jongil;Koo, Jin Gun;Chai, Sang Hoon;Park, Hyung-Moo;Yang, Yil Suk;Lee, Jin Ho
    • ETRI Journal
    • /
    • v.35 no.4
    • /
    • pp.632-637
    • /
    • 2013
  • In this paper, we propose a superjunction trench gate MOSFET (SJ TGMOSFET) fabricated through a simple p-pillar forming process using deep trench and boron silicate glass doping process technology to reduce the process complexity. Throughout the various boron doping experiments, as well as the process simulations, we optimize the process conditions related with the p-pillar depth, lateral boron doping concentration, and diffusion temperature. Compared with a conventional TGMOSFET, the potential of the SJ TGMOSFET is more uniformly distributed and widely spread in the bulk region of the n-drift layer due to the trenched p-pillar. The measured breakdown voltage of the SJ TGMOSFET is at least 28% more than that of a conventional device.

Extended Trench Gate Superjunction Lateral Power MOSFET for Ultra-Low Specific on-Resistance and High Breakdown Voltage

  • Cho, Doohyung;Kim, Kwangsoo
    • ETRI Journal
    • /
    • v.36 no.5
    • /
    • pp.829-834
    • /
    • 2014
  • In this paper, a lateral power metal-oxide-semiconductor field-effect transistor with ultra-low specific on-resistance is proposed to be applied to a high-voltage (up to 200 V) integrated chip. The proposed structure has two characteristics. Firstly, a high level of drift doping concentration can be kept because a tilt-implanted p-drift layer assists in the full depletion of the n-drift region. Secondly, charge imbalance is avoided by an extended trench gate, which suppresses the trench corner effect occurring in the n-drift region and helps achieve a high breakdown voltage (BV). Compared to a conventional trench gate, the simulation result shows a 37.5% decrease in $R_{on.sp}$ and a 16% improvement in BV.

Enhancement of energy efficiency of 3-phase inverter using LFS UMOSFET

  • Cheon, Jin-Hee;Kim, Kwang-Soo
    • Journal of IKEEE
    • /
    • v.24 no.3
    • /
    • pp.677-684
    • /
    • 2020
  • In this paper, the energy efficiency of a 4H-SiC UMOSFET with a local floating superjunction (LFS UMOSFET) was compared with a conventional P-shielding UMOSFET. For analysis, P-shielding UMOSFET and LFS UMOSFET were modeled for energy loss and junction temperature. As a result, LFS UMOSFET showed switching loss reduction of 20.6%. In addition, it was confirmed that LFS UMOSFET is applied to a 3-phase inverter, resulting in 33.2% lower power efficiency and 28.1% lower junction temperature than P-shielding UMOSFET. Electrical characteristics were simulated using Sentaurus TCAD, and the power circuit was simulated with the modelled UMOSFET using PSIM, a power circuit simulator.

Optimization of 4H-SiC Superjunction Accumulation MOSFETs by Adjustment of the Thickness and Doping Level of the p-Pillar Region (p-Pillar 영역의 두께와 농도에 따른 4H-SiC 기반 Superjunction Accumulation MOSFET 소자 구조의 최적화)

  • Jeong, Young-Seok;Koo, Sang-Mo
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.30 no.6
    • /
    • pp.345-348
    • /
    • 2017
  • In this work, static characteristics of 4H-SiC SJ-ACCUFETs were obtained by adjusting the p-pillar region. The structure of this SJ-ACCUFET was designed by using a two-dimensional simulator. The static characteristics of SJ-ACCUFET, such as the breakdown voltages, on-resistance, and figure of merits, were obtained by varying the p-pillar doping concentration from $1{\times}10^{15}cm^{-3}$ to $5{\times}10^{16}cm^{-3}$ and the thickness from $0{\mu}m$ to $9{\mu}m$. The doping concentration and the thickness of p-pillar region are closely related to the break down voltage and on-resistance and threshold voltages. Hence a silicon carbide SJ-ACCUFET structure with highly intensified breakdown voltages and low on-resistances with good figure of merits can be achieved by optimizing the p-pillar thickness and doping concentration.

Temperature Reliability Analysis based on SiC UMOSFET Structure (SiC UMOSFET 구조에 따른 온도 신뢰성 분석)

  • Lee, Jeongyeon;Kim, Kwang-Soo
    • Journal of IKEEE
    • /
    • v.24 no.1
    • /
    • pp.284-292
    • /
    • 2020
  • SiC-based devices perform well in high-voltage environments of more than 1200V compared to silicon devices, and are particularly stable at very high temperatures. Therefore, 1700V UMOSFET has been actively researched and developed for the use of electric power systems such as electric vehicles and aircrafts. In this paper, we analysed thermal variations of critical variables (breakdown voltage (BV), on-resistance (Ron), threshold voltage (vth), and transconductance (gm)) for the three type 1700V UMOSFETs-Conventional UMOSFET (C-UMOSFET), Source Trench UMOSFET (ST-UMOSFET), and Local Floating Superjunction UMOSFET (LFS-UMOSFET). All three devices showed BV increase, Ron increase, vth decrease, and gm decrease with increasing temperature. However, there are differences in BV, Ron, vth, gm according to the structural differences of the three devices, and the degree and cause of the analysis were compared. All results were simulated using sentaurus TCAD.

3.3kV Low Resistance 4H-SiC Semi-SJ MOSFET (3.3kV급 저저항 4H-SiC Semi-SJ MOSFET)

  • Cheon, Jin-Hee;Kim, Kwang-Soo
    • Journal of IKEEE
    • /
    • v.23 no.3
    • /
    • pp.832-838
    • /
    • 2019
  • In this paper, 4H-SiC MOSFET, the next generation power semiconductor device, was studied. In particular, Semi-SJ MOSFET structures with improved electrical characteristics than conventional DMOSFET structures were proposed in the class of 3300V, and static characteristics of conventional and proposed structures were compared and analyzed through TCAD simulations. Semi-SuperJunction MOSFET structure is partly structure that introduces SuperJunction, improves Electric field distribution through the two-dimensional depletion effect, and increases breakdown voltage. Benefit from the improvement of breakdown voltage, which can improve the on resistance as high doping is possible. The proposed structure has a slight reduction in breakdown voltage, but has an 80% decrease in on resistance compared to the conventional DMOSFET structure, and a 44% decrease in on resistance compared to the Current Spreading Layer(CSL) structure that improves the conventional DMOSFET structure.

Electrical Characteristics of Triple-Gate RSO Power MOSFET (TGRMOS) with Various Gate Configurations and Bias Conditions

  • Na, Kyoung Il;Won, Jongil;Koo, Jin-Gun;Kim, Sang Gi;Kim, Jongdae;Yang, Yil Suk;Lee, Jin Ho
    • ETRI Journal
    • /
    • v.35 no.3
    • /
    • pp.425-430
    • /
    • 2013
  • In this paper, we propose a triple-gate trench power MOSFET (TGRMOS) that is made through a modified RESURF stepped oxide (RSO) process, that is, the nitride_RSO process. The electrical characteristics of TGRMOSs, such as the blocking voltage ($BV_{DS}$) and on-state current ($I_{D,MAX}$), are strongly dependent on the gate configuration and its bias condition. In the nitride_RSO process, the thick single insulation layer ($SiO_2$) of a conventional RSO power MOSFET is changed to a multilayered insulator ($SiO_2/SiN_x/TEOS$). The inserted $SiN_x$ layer can create the selective etching of the TEOS layer between the gate oxide and poly-Si layers. After additional oxidation and the poly-Si filling processes, the gates are automatically separated into three parts. Moreover, to confirm the variation in the electrical properties of TGRMOSs, such as $BV_{DS}$ and $I_{D,MAX}$, simulation studies are performed on the function of the gate configurations and their bias conditions. $BV_{DS}$ and $I_{D,MAX}$ are controlled from 87 V to 152 V and from 0.14 mA to 0.24 mA at a 15-V gate voltage. This $I_{D,MAX}$ variation indicates the specific on-resistance modulation.