1 |
K.R. Varadarajan et al., "250 V Integrable Silicon Lateral Trench Power MOSFETs with Superior Specific on-Resistance," Power Int. Symp. Semicond. Devices IC's, Jeju, Rep. of Korea, May 27-31, 2007, pp. 233-236.
|
2 |
K.R. Varadarajan, A. Sinkar, and T.P. Chow, "Novel Integrable 80 V Silicon Lateral Trench Power MOSFETs for High Frequency DC-DC Converters," Power Electron. Specialists Conf., Orlando, FL, USA, June 17-21, 2007, pp. 1013-1017.
|
3 |
W.S. Son, Y.H. Sohn, and S.Y. Choi, "RESURF LDMOSFET with a Trench for SOI Power Integrated Circuits," Microelectron. J., vol. 35, no. 5, May 2004, pp. 393-400.
DOI
|
4 |
N. Fujishima and C.A.T. Salama, "A Trench Lateral Power MOSFET Using Self-Aligned Trench Bottom Contact Holes," Electron Devices Meeting, Washington, DC, USA, Dec. 10, 1997, pp. 359-362.
|
5 |
B.J. Baliga, Fundamentals of Power Semiconductor Devices, 1st ed., New York: Springer, 2008.
|
6 |
L. Yue, B. Zhang, and Z. Li, "A Lateral Power MOSFET with the Double Extended Trench Gate," IEEE Electron Device Lett., vol. 33, no. 8, Aug. 2012, pp. 1174-1176.
DOI
|
7 |
X. Luo et al., "Ultralow Specific on-Resistance High-Voltage SOI Lateral MOSFET," IEEE Electron Device Lett., vol. 32, no. 2, Feb. 2011, pp. 185-187.
DOI
|
8 |
T. Khan et al., "Combined Lateral Vertical RESURF (CLAVER) LDMOS Structure," Power Semicond. Devices IC's, Barcelona, Spain, June 14-18, 2009, pp. 13-16.
|
9 |
B. Zhang et al., "High-Voltage LDMOS with Charge-Balanced Surface Low on-Resistance Path Layer," IEEE Electron Device Lett., vol. 30, no. 8, Aug. 2009, pp. 849-851.
DOI
|
10 |
Silvaco, Inc., Atlas User's Manual: Device Simulation Software, Santa Clara, CA, USA: Silvaco, Inc., 2008.
|
11 |
H. Wang, E. Napoli, and F. Udrea, "Breakdown Voltage for Superjunction Power Devices with Charge Imbalance: An Analytical Model Valid for Both Punch through and non Punch through Devices," IEEE Trans. Electron Devices, vol. 56, no. 12, Dec. 2009, pp. 3175-3183.
DOI
|