• Title/Summary/Keyword: Oxide thin film transistors

Search Result 313, Processing Time 0.025 seconds

Characteristics of IGZO Thin Film Transistor Deposited by DC Magnetron Sputtering (DC 마그네트론 스퍼터링 방법을 이용하여 증착한 IGZO 박막트랜지스터의 특성)

  • Kim, Sung-Yeon;Myoung, Jae-Min
    • Korean Journal of Materials Research
    • /
    • v.19 no.1
    • /
    • pp.24-27
    • /
    • 2009
  • Indium Gallium Zinc Oxide (IGZO) thin films were deposited onto 300 nm-thick oxidized Si substrates and glass substrates by direct current (DC) magnetron sputtering of IGZO targets at room temperature. FESEM and XRD analyses indicate that non-annealed and annealed IGZO thin films exhibit an amorphous structure. To investigate the effect of an annealing treatment, the films were thermally treated at $300^{\circ}C$ for 1hr in air. The IGZO TFTs structure was a bottom-gate type in which electrodes were deposited by the DC magnetron sputtering of Ti and Au targets at room temperature. The non-annealed and annealed IGZO TFTs exhibit an $I_{on}/I_{off}$ ratio of more than $10^5$. The saturation mobility and threshold voltage of nonannealed IGZO TFTs was $4.92{\times}10^{-1}cm^2/V{\cdot}s$ and 1.46V, respectively, whereas these values for the annealed TFTs were $1.49{\times}10^{-1}cm^2/V{\cdot}$ and 15.43V, respectively. It is believed that an increase in the surface roughness after an annealing treatment degrades the quality of the device. The transmittances of the IGZO thin films were approximately 80%. These results demonstrate that IGZO thin films are suitable for use as transparent thin film transistors (TTFTs).

Pentacene-based Thin Film Transistors with Improved Mobility Characteristics using Hybrid Gate Insulator

  • Park, Chang-Bum;Jung, Keum-Dong;Jin, Sung-Hun;Park, Byung-Gook;Lee, Jong-Duk
    • Journal of Information Display
    • /
    • v.6 no.2
    • /
    • pp.16-18
    • /
    • 2005
  • Hybrid insulator pentacene thin film transistors (TFTs) are fabricated with thermally grown oxide and cross-linked polyvinylalcohol (PVA) including surface treatment by dilute ploymethylmethacrylate (PMMA) layer on $n^+$ doped silicon wafer. Through the optimization of $SiO_2$ layer thickness in hybrid insulator structure, carrier mobility is increased to more than 35 times than that of the TFT which has only a gate insulator of $SiO_2$ at the same electric field. The carrier mobility of $1.80cm^2$/V-s, subthreshold swing of 1.81 V/decade, and $I_{on}/I_{off}$ current ratio> $1.10{\times}10^5$ are obtained less than -30 V bias condition. The result is one of the best reported performances of pentacene TFTs with hybrid insulator including cross-linked PVA layer as a gate insulator at relatively low voltage operation.

Effective Positive Bias Recovery for Negative Bias Stressed sol-gel IGZO Thin-film Transistors (음 바이어스 스트레스를 받은 졸-겔 IGZO 박막 트랜지스터를 위한 효과적 양 바이어스 회복)

  • Kim, Do-Kyung;Bae, Jin-Hyuk
    • Journal of Sensor Science and Technology
    • /
    • v.28 no.5
    • /
    • pp.329-333
    • /
    • 2019
  • Solution-processed oxide thin-film transistors (TFTs) have garnered great attention, owing to their many advantages, such as low-cost, large area available for fabrication, mechanical flexibility, and optical transparency. Negative bias stress (NBS)-induced instability of sol-gel IGZO TFTs is one of the biggest concerns arising in practical applications. Thus, understanding the bias stress effect on the electrical properties of sol-gel IGZO TFTs and proposing an effective recovery method for negative bias stressed TFTs is required. In this study, we investigated the variation of transfer characteristics and the corresponding electrical parameters of sol-gel IGZO TFTs caused by NBS and positive bias recovery (PBR). Furthermore, we proposed an effective PBR method for the recovery of negative bias stressed sol-gel IGZO TFTs. The threshold voltage and field-effect mobility were affected by NBS and PBR, while current on/off ratio and sub-threshold swing were not significantly affected. The transfer characteristic of negative bias stressed IGZO TFTs increased in the positive direction after applying PBR with a negative drain voltage, compared to PBR with a positive drain voltage or a drain voltage of 0 V. These results are expected to contribute to the reduction of recovery time of negative bias stressed sol-gel IGZO TFTs.

Silicon Oxidation in Inductively-Coupled N2O Plasma and its Effect on Polycrystalline-Silicon Thin Film Transistors (유도결합 N2O 플라즈마를 이용한 실리콘 산화막의 저온성장과 다결정 실리콘 박막 트랜지스터에의 영향)

  • Won, Man-Ho;Kim, Sung-Chul;Ahn, Jin-Hyung;Kim, Bo-Hyun;Ahn, Byung-Tae
    • Korean Journal of Materials Research
    • /
    • v.12 no.9
    • /
    • pp.724-728
    • /
    • 2002
  • Inductively-coupled $N_2$O plasma was utilized to grow silicon dioxide at low temperature and applied to fabricate polycrystalline-silicon thin film transistors. At $400^{\circ}C$, the thickness of oxide was limited to 5nm and the oxide contained Si≡N and ≡Si-N-Si≡ bonds. The nitrogen incorporation improved breakdown field to 10MV/cm and reduced the interface charge density to $1.52$\times$10^{11}$ $cm^2$ with negative charge. The $N_2$O plasma gate oxide enhanced the field effect mobility of polycrystalline thin film transistor, compared to $O_2$ plasma gate oxide, due to the reduced interface charge at the $Si/SiO_2$ interface and also due to the reduced trap density at Si grain boundaries by nitrogen passivation.

A Review : Improvement of Electrical Performance in the Oxide Semiconductor Thin Film Transistor Using Various Treatment (산화물 반도체의 다양한 처리를 통한 박막트랜지스터의 전기적 특성 향상)

  • Kim, Taeyong;Jang, Kyungsoo;Raja, Jayapal;Phu, Nguyen Thi Cam;Lee, Sojin;Kang, Seungmin;Trinh, Than Thuy;Lee, Youn-Jung;Yi, Junsin
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.29 no.1
    • /
    • pp.1-5
    • /
    • 2016
  • The ultimate aims of display market is transparent or flexible. Researches have been carried out for various applications. It has been possible to reduced the process steps and get good electrical properties for semiconductors with large optical bandgaps. Oxide semiconductors have been established as one of the leading and promising technology for next generation display panels. In this paper, alternative treatment processes have been tried for oxide semiconductors of thin film transistors to increase the electrical properties of the thin film transistors and to investigate the mechanisms. There exist a various oxide semiconductors. Here, we focused on InGaZnO, ZnO and InSnZnO which are commercialized or researched actively.

산소분압에 따른 IGZO 박막트랜지스터의 특성변화 연구

  • Han, Dong-Seok;Gang, Yu-Jin;Park, Jae-Hyeong;Yun, Don-Gyu;Park, Jong-Wan
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2013.02a
    • /
    • pp.497-497
    • /
    • 2013
  • Semiconducting amorphous InGaZnO (a-IGZO) has attracted significant research attention as improved deposition techniques have made it possible to make high-quality a-IGZO thin films. IGZO thin films have several advantages over thin film transistors (TFTs) based on other semiconducting channel layers.The electron mobility in IGZO devices is relatively high, exceeding amorphous Si (a-Si) by a factor of 10 and most organic devices by a factor of $10^2$. Moreover, in contrast to other amorphous semiconductors, highly conducting degenerate states can be obtained with IGZO through doping, yet such a state cannot be produced with a-Si. IGZO thin films are capable of mobilities greaterthan 10 $cm^2$/Vs (higher than a-Si:H), and are transparent at visible wavelengths. For oxide semiconductors, carrier concentrations can be controlled through oxygen vacancy concentration. Hence, adjusting the oxygen partial pressure during deposition and post-deposition processing provides an effective method of controlling oxygen concentration. In this study, we deposited IGZO thinfilms at optimized conditions and then analyzed the film's electrical properties, surface morphology, and crystal structure. Then, we explored how to generate IGZO thin films using DC magnetron sputtering. We also describe the construction and characteristics of a bottom-gate-type TFT, including the output and transfer curves and bias stress instability mechanism.

  • PDF

Properties of CNT field effect transistors using top gate electrodes (탑 게이트 탄소나노튜브 트랜지스터 특성 연구)

  • Park, Yong-Wook;Yoon, Seok-Jin
    • Journal of Sensor Science and Technology
    • /
    • v.16 no.4
    • /
    • pp.313-318
    • /
    • 2007
  • Single-wall carbon nanotube field-effect transistors (SWCNT FETs) of top gate structure were fabricated in a conventional metal-oxide-semiconductor field effect transistor (MOSFET) with gate electrodes above the conduction channel separated from the channel by a thin $SiO_{2}$ layer. The carbon nanotubes (CNTs) directly grown using thin Fe film as catalyst by thermal chemical vapor deposition (CVD). These top gate devices exhibit good electrical characteristics, including steep subthreshold slope and high conductance at low gate voltages. Our experiments show that CNTFETs may be competitive with Si MOSFET for future nanoelectronic applications.

Characterization of ZTO Thin Films Transistor Deposited by On-axis Sputtering and Facing Target Sputtering(FTS) (On-axis 스퍼터링과 FTS 공정으로 증착한 ZTO 박막트랜지스터의 특성)

  • Lee, Se-Hee;Yoon, Soon-Gil
    • Korean Journal of Materials Research
    • /
    • v.26 no.12
    • /
    • pp.676-680
    • /
    • 2016
  • We have investigated the properties of thin film transistors(TFT) fabricated using zinc tin oxide(ZTO) thin films deposited via on-axis sputtering and FTS methods. ZTO thin films deposited by FTS showed lower root-mean-square(RMS) roughness and more uniformity than those deposited via on-axis sputtering. We observed enhanced electrical properties of ZTO TFT deposited via FTS. The ZTO films were deposited at room temperature via on-axis sputtering and FTS. The as-deposited ZTO films were annealed at $400^{\circ}C$. The TFT using the ZTO films deposited via FTS process exhibited a high mobility of $12.91cm^2/V.s$, a low swing of 0.80 V/decade, $V_{th}$ of 5.78 V, and a high $I_{on/off}$ ratio of $2.52{\times}10^6$.

Fabrication of Solution Processed Thin Film Transistor Using Zinc Oxide Nanoparticles

  • Lee, Sul;Jeong, Sun-Ho;Kim, Dong-Jo;Park, Bong-Kyun;Moon, Joo-Ho
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2006.08a
    • /
    • pp.703-706
    • /
    • 2006
  • Zinc oxide nanocrystals are attractive candidates for a solution-processable semiconductor for high performance thin film field effect transistors. We have studied ZnO thin film transistor fabricated by solution process and have improved $V_{th}$ by controlling the ZnO ink additives. Synthesized ZnO nanoparticles of 30nm were dispersed in solvent to make the ZnO ink. ZnO ink was spin coated on silicon wafer and after heat treatment electrodes were patterned.

  • PDF

Temperature Dependence of SiInZnO Thin Film Transistor Fabricated by Solution Process

  • Lee, Sang Yeol;Kang, Taehyun;Han, Sang Min;Lee, Young Seon;Choi, Jun Young
    • Transactions on Electrical and Electronic Materials
    • /
    • v.16 no.1
    • /
    • pp.46-48
    • /
    • 2015
  • Thin film transistor (TFT) with silicon indium zinc oxide (SIZO) was fabricated by solution process, and the effect of annealling temperature on the electrical performance has been explored. The performance of SIZO TFT exhibited saturation mobility of $1.37cm^2$/Vs, a threshold voltage of -7.2 V, and an on-off ratio of $1.1{\times}10^5$.