• Title/Summary/Keyword: GaN MIS

Search Result 21, Processing Time 0.026 seconds

Design and Analysis of AlGaN/GaN MIS HEMTs with a Dual-metal-gate Structure

  • Jang, Young In;Lee, Sang Hyuk;Seo, Jae Hwa;Yoon, Young Jun;Kwon, Ra Hee;Cho, Min Su;Kim, Bo Gyeong;Yoo, Gwan Min;Lee, Jung-Hee;Kang, In Man
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.17 no.2
    • /
    • pp.223-229
    • /
    • 2017
  • This paper analyzes the effect of a dual-metal-gate structure on the electrical characteristics of AlGaN/GaN metal-insulator-semiconductor high electron mobility transistors. These structures have two gate metals of different work function values (${\Phi}$), with the metal of higher ${\Phi}$ in the source-side gate, and the metal of lower ${\Phi}$ in the drain-side gate. As a result of the different ${\Phi}$ values of the gate metals in this structure, both the electric field and electron velocity in the channel become better distributed. For this reason, the transconductance, current collapse phenomenon, breakdown voltage, and radio frequency characteristics are improved. In this work, the devices were designed and analyzed using a 2D technology computer-aided design simulation tool.

Pulse-Mode Dynamic Ron Measurement of Large-Scale High-Power AlGaN/GaN HFET

  • Kim, Minki;Park, Youngrak;Park, Junbo;Jung, Dong Yun;Jun, Chi-Hoon;Ko, Sang Choon
    • ETRI Journal
    • /
    • v.39 no.2
    • /
    • pp.292-299
    • /
    • 2017
  • We propose pulse-mode dynamic $R_on$ measurement as a method for analyzing the effect of stress on large-scale high-power AlGaN/GaN HFETs. The measurements were carried out under the soft-switching condition (zero-voltage switching) and aimed to minimize the self-heating problem that exists with the conventional hard-switching measurement. The dynamic $R_on$ of the fabricated AlGaN/GaN MIS-HFETs was measured under different stabilization time conditions. To do so, the drain-gate bias is set to zero after applying the off-state stress. As the stabilization time increased from $ 0.1{\mu}s$ to 100 ms, the dynamic $R_on$ decreased from $160\Omega$ to $2\Omega$. This method will be useful in developing high-performance GaN power FETs suitable for use in high-efficiency converter/inverter topology design.

Interfacial Properties of Atomic Layer Deposited Al2O3/AlN Bilayer on GaN

  • Kim, Hogyoung;Kim, Dong Ha;Choi, Byung Joon
    • Korean Journal of Materials Research
    • /
    • v.28 no.5
    • /
    • pp.268-272
    • /
    • 2018
  • An $Al_2O_3/AlN$ bilayer deposited on GaN by atomic layer deposition (ALD) is employed to prepare $Al_2O_3/AlN/GaN$ metal-insulator-semiconductor (MIS) diodes, and their interfacial properties are investigated using X-ray photoelectron spectroscopy (XPS) with sputter etch treatment and current-voltage (I-V) measurements. XPS analyses reveal that the native oxides on the GaN surface are reduced significantly during the early ALD stage, indicating that AlN deposition effectively clelans up the GaN surface. In addition, the suppression of Al-OH bonds is observed through the ALD process. This result may be related to the improved device performance because Al-OH bonds act as interface defects. Finally, temperature dependent I-V analyses show that the barrier height increases and the ideality factor decreases with an increase in temperature, which is associated with the barrier inhomogeneity. A Modified Richardson plot produces the Richardson constant of $A^{**}$ as $30.45Acm^{-2}K^{-2}$, which is similar to the theoretical value of $26.4Acm^{-2}K^{-2}$ for n-GaN. This indicates that the barrier inhomogeneity appropriately explains the forward current transport across the $Au/Al_2O_3/AlN/GaN$ interface.

Characteristics of Sulfide Treated GaAs MISFETs with Photo-CVD Grown $P_3$$N_5$ Gate Insulators (유화처리와 광CVD법 질화인막을 이용한 GaAs MISFET 특성)

  • 최기환;조규성;정윤하
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.31A no.9
    • /
    • pp.72-77
    • /
    • 1994
  • GaAs MISFETs, with photo-CVD grown P$_{3}$N$_{5}$ gate insulator and sulfide treatment, have been fabricated and showed the instability of drain current reduced less than 22 percent for the period of 1.0s~1.0${\times}10^{4}s$. The effective electron mobility and extrinsic transconductance of the device are about 1300cm$^{2}$/V.sec and 1.33mS at room temperature. The C-V characteristics of GaAs MIS Diode and AES analysis are also discussed with respect to effect of sulfide treatment conditions.

  • PDF

Electrical Characteristic of AI/AIN/GaAs MIS capacitor Fabricated by Reactive Sputtering Method for the (NH4)2S Treatment (반응성 스퍼터링법으로 AI/AIN/GaAs 커패시터 제조시 (NH4)2S 처리에 따른 전기적 특성)

  • Chu, Soon-Nam;Kwon, Jung-Youl;Park, Jung-Cheul;Lee, Heon-Yong
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.20 no.1
    • /
    • pp.8-13
    • /
    • 2007
  • In MIS capacitor structure, we have studied the electrical properties in Ammonium Sulfide solution treatment while AIN thin film as a insulator is being formed by reactive sputtering method. The deposition process conditions of AIN thin film we temperature $250^{\circ}C$, DC Power 150 W, pressure 5 mTorr and 8 sccm(Ar : 4 sccm, $N_{2}$ : 4 sccm). The surface of GaAs was treated with Ammonium Sulfide solution, it was shown the leakage current was less than $10^{-8}\;A/cm^{2}$. The deep depletion phenomena of inverse area with treating Ammonium Sulfide solution in C-V analysis was improved as compared the condition of without Ammonium Sulfide solution and hysteresis property as well.

Electrical Characteristics of Metal/n-InGaAs Schottky Contacts Formed at Low Temperature

  • 이홍주
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.13 no.5
    • /
    • pp.365-370
    • /
    • 2000
  • Schottky contacts on n-In$\_$0.53//Ga$\_$0.47//As have been made by metal deposition on substrates cooled to a temperature of 77K. The current-voltage and capacitance-voltage characteristics showed that the Schottky diodes formed at low temperature had a much improved barrier height compared to those formed at room temperature. The Schottky barrier height ø$\_$B/ was found to be increased from 0.2eV to 0.6eV with Ag metal. The saturation current density of the low temperature diode was about 4 orders smaller than for the room temperature diode. A current transport mechanism dominated by thermionic emission over the barrier for the low temperature diode was found from current-voltage-temperature measurement. Deep level transient spectroscopy studies exhibited a bulk electron trap at E$\_$c/-0.23eV. The low temperature process appears to reduce metal induced surface damage and may form an MIS (metal-insulator-semiconductor)-like structure at the interface.

  • PDF

AlGaN/GaN Field Effect Transistor with Gate Recess Structure and HfO2 Gate Oxide (게이트 하부 식각 구조 및 HfO2 절연층이 도입된 AlGaN/GaN 기반 전계 효과 트랜지스터)

  • Kim, Yukyung;Son, Juyeon;Lee, Seungseop;Jeon, Juho;Kim, Man-Kyung;Jang, Soohwan
    • Korean Chemical Engineering Research
    • /
    • v.60 no.2
    • /
    • pp.313-319
    • /
    • 2022
  • AlGaN/GaN based HfO2 MOSHEMT (metal oxide semiconductor high electron transistor) with different gate recess depth was simulate to demonstrate a successful normally-off operation of the transistor. Three types of the HEMT structures including a conventional HEMT, a gate-recessed HEMT with 3 nm thick AlGaN layer, and MIS-HEMT without AlGaN layer in the gate region. The conventional HEMT showed a normally-on characteristics with a drain current of 0.35 A at VG = 0 V and VDS = 15 V. The recessed HEMT with 3 nm AlGaN layer exhibited a decreased drain current of 0.15 A under the same bias condition due to the decrease of electron concentration in 2DEG (2-dimensional electron gas) channel. For the last HEMT structure, distinctive normally- off behavior of the transistor was observed, and the turn-on voltage was shifted to 0 V.

Linearity Enhancement of Partially Doped Channel GaAs-based Double Heterostructure Power FETs (부분 채널도핑된 GaAs계 이중이종접합 전력FET의 선형성 증가)

  • Kim, U-Seok;Kim, Sang-Seop;Jeong, Yun-Ha
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.39 no.1
    • /
    • pp.83-88
    • /
    • 2002
  • To increase the device linearities and the breakdown-voltages of FETs, $Al_{0.25}$G $a_{0.75}$As/I $n_{0.25}$G $a_{0.75}$As/A $l_{0.25}$G $a_{0.75}$As partially doped channel FET(DCFET) structures are proposed. The metal insulator-semiconductor(MIS) like structures show the high gate-drain breakdown voltage(-20V) and high linearities. We propose a partially doped channel structure to enhance the device linearity to the homogeneously doped channel structure. The physics of partially doped channel structure is investigated with 2D device simulation. The devices showed the small ripple of the current cut-off frequency and the power cut-off frequency over the wide bias range. bias range.

SIMS Depth Profiling Analysis of Cl in $TiCl_4$ Based TiN Film by Using $ClCs_2^+$ Cluster Ions

  • Gong, Su-Jin;Park, Sang-Won;Kim, Jong-Hun;Go, Jung-Gyu;Park, Yun-Baek;Kim, Ho-Jeong;Kim, Chang-Yeol
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2012.02a
    • /
    • pp.161-161
    • /
    • 2012
  • 질화티타늄(Titanium Nitride, TiN)은 화학적 안정성이 우수하고, N/Ti 원소 비율에 따라 열전도성 및 전기전도성이 변화하는 특성을 가지고 있어서 Metal Insulator Silicon (MIS) 나 Metal Insulator Metal (MIM) capacitor의 metal electrode 물질로 적용되고 있다. $TiCl_4$$NH_3$ gas를 이용하여 $500^{\circ}C$ 이상의 고온 조건에서 Chemical Vapor Deposition (CVD) 법으로 TiN 박막을 증착하는 방식이 가장 널리 사용되고 있으나, TiN 박막 내의 Chlorine (Cl) 원소가 SiO2 두께와 누설전류 밀도를 증가시키는 요인으로 작용하므로 Cl의 거동 및 함량 제어를 통한 전기적인 특성의 향상 평가가 요구되고 있다[1-3]. 본 실험에서는 $SiO_2$ 위에 TiN을 적층 한 구조에서 magnetic sector type의 Secondary Ion Mass Spectrometry (SIMS)를 이용하여 Cl 원소의 검출도 개선 방법을 연구하였다. 일반적인 $Cs^+$ 이온을 이용하여 $Cl^-$ 이온을 검출할 경우에는 TiN 하부에 $SiO_2$가 존재함에 따른 charging effect와 mass interference가 발생되는 문제점이 관찰되었다. 이를 개선하기 위해 Cl과 Cs 원소가 결합된 $ClCs^+$ cluster ion을 검출하는 방법을 시도하였으나, Cl- 이온 검출 방식에 비해 오히려 낮은 검출도를 나타내었으나 Cl 원소가 속하는 halogen 족 원소의 높은 전자 친화도 특성을 이용한 $ClCs_2^+$ cluster ion을 검출하는 방법[4]을 적용한 경우에는 $ClCs^+$ 방식에 비해 검출도가 3order 개선되는 결과를 확보하였으며, 이 결과를 토대로 Cl dose ($atoms/cm^2$) 와 Rs (ohm/sq) 간의 상관 관계에 대해 고찰하고자 한다.

  • PDF

High Performance of SWIR HgCdTe Photovoltaic Detector Passivated by ZnS

  • Lanh, Ngoc-Tu;An, Se-Young;Suh, Sang-Hee;Kim, Jin-Sang
    • Journal of Sensor Science and Technology
    • /
    • v.13 no.2
    • /
    • pp.128-132
    • /
    • 2004
  • Short wave infrared (SWIR) photovoltaic devices have been fabricated from metal organic vapour phase epitaxy (MOVPE) grown n- on p- HgCdTe films on GaAs substrates. The MOVPE grown films were processed into mesa type discrete devices with wet chemical etching employed for meas delineation and ZnS surface passivatlon. ZnS was thermally evaporated from effusion cell in an ultra high vacuum (UHV) chamber. The main features of the ZnS deposited from effusion cell in UHV chamber are low fixed surface charge density, and small hysteresis. It was found that a negative flat band voltage with -0.6 V has been obtained for Metal Insulator Semiconductor (MIS) capacitor which was evaporated at $910^{\circ}C$ for 90 min. Current-Voltage (I-V) and temperature dependence of the I-V characteristics were measured in the temperature range 80 - 300 K. The Zero bias dynamic resistance-area product ($R_{0}A$) was about $7500{\Omega}-cm^{2}$ at room temperature. The physical mechanisms that dominate dark current properties in the HgCdTe photodiodes are examined by the dependence of the $R_{0}A$ product upon reciprocal temperature. From theoretical considerations and known current expressions for thermal and tunnelling process, the device is shown to be diffusion limited up to 180 K and g-r limited at temperature below this.