• Title/Summary/Keyword: CMOS technology

검색결과 1,916건 처리시간 0.045초

Design of an Advanced CMOS Power Amplifier

  • Kim, Bumman;Park, Byungjoon;Jin, Sangsu
    • Journal of electromagnetic engineering and science
    • /
    • 제15권2호
    • /
    • pp.63-75
    • /
    • 2015
  • The CMOS power amplifier (PA) is a promising solution for highly-integrated transmitters in a single chip. However, the implementation of PAs using the CMOS process is a major challenge because of the inferior characteristics of CMOS devices. This paper focuses on improvements to the efficiency and linearity of CMOS PAs for modern wireless communication systems incorporating high peak-to-average ratio signals. Additionally, an envelope tracking supply modulator is applied to the CMOS PA for further performance improvement. The first approach is enhancing the efficiency by waveform engineering. In the second approach, linearization using adaptive bias circuit and harmonic control for wideband signals is performed. In the third approach, a CMOS PA with dynamic auxiliary circuits is employed in an optimized envelope tracking (ET) operation. Using the proposed techniques, a fully integrated CMOS ET PA achieves competitive performance, suitable for employment in a real system.

멤리스터-CMOS 회로구조 기반의 프리미티브 IP 설계 (Primitive IPs Design Based on a Memristor-CMOS Circuit Technology)

  • 한가람;이상진;;조경록
    • 전자공학회논문지
    • /
    • 제50권4호
    • /
    • pp.65-72
    • /
    • 2013
  • 본 논문에서는 멤리스터 기반의 논리 게이트와 멤리스터-CMOS 기반의 프리미티브 IP 설계 방법을 제안하였다. 회로 설계를 위한 멤리스터 모델을 제시하고 멤리스터의 AND 및 OR 연결을 기본으로 멤리스터-CMOS 회로설계를 위한 프리미티브 IP설계 방법을 제안하였고, $0.18{\mu}m$ CMOS 공정과 멤리스터 SPICE 모델을 이용한 시뮬레이션을 통해 검증되었다. 회로는 멤리스터와 CMOS 결합을 하여 레이아웃 설계를 하고 네트리스트를 추출하였다. 디지털 프리미티브 IP들에 대해 기존의 CMOS와 면적비교를 수행하였으며, 멤리스터-CMOS 전가산기는 CMOS 전가산기에 비하여 47.6 %의 면적이 감소되었다.

Thick Metal CMOS Technology on High Resistivity Substrate and Its Application to Monolithic L-band CMOS LNAs

  • Kim, Cheon-Soo;Park, Min;Kim, Chung-Hwan;Yu, Hyun-Kyu;Cho, Han-Jin
    • ETRI Journal
    • /
    • 제21권4호
    • /
    • pp.1-8
    • /
    • 1999
  • Thick metal 0.8${\mu}m$ CMOS technology on high resistivity substrate(RF CMOS technology) is demonstrated for the L-band RF IC applications, and we successfully implemented it to the monolithic 900 MHz and 1.9 GHz CMOS LNAs for the first time. To enhance the performance of the RF circuits, MOSFET layout was optimized for high frequency operation and inductor quality was improved by modifying the technology. The fabricated 1.9 GHz LNA shows a gain of 15.2 dB and a NF of 2.8 dB at DC consumption current of 15mA that is an excellent noise performance compared with the offchip matched 1.9 GHz CMOS LNAs. The 900 MHz LNA shows a high gain of 19 dB and NF of 3.2 dB despite of the performance degradation due to the integrating of a 26 nH inductor for input match. The proposed RF CMOS technology is a compatibel process for analog CMOS ICs, and the monolithic LNAs employing the technology show a good and uniform RF performance in a five inch wafer.

  • PDF

BiCMOS 및 CMOS로 구현된 Inverter에 대한 특성비교 (A Study on the Characteristics of BiCMOS and CMOS Inverters)

  • 정종척;이계훈;우영신;성만영
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 1993년도 추계학술대회 논문집
    • /
    • pp.93-96
    • /
    • 1993
  • BiCMOS technology, which combines CMOS and bipolar technology, offers the possibility of achieving both very high density and high performance. In this paper, the characteristics of BiCMOS and CMOS circuits, especilly the delay time is studied. BiCMOS inverter, which has high drive ability because of bipolar transistor, drives high load capacitance and has low-power characteristics because the current flows only during switching transient just like the CMOS gate. BiCMOS inverter has the less dependence on load capacitance than CMOS inverter. SPICE that has been used for electronic circuit analysis is chosen to simulate these circuits and the characteristics is discussed.

  • PDF

집적화된 CMOS 센서의 팩키징 연구 및 특성 평가 (The Study and characteristics of integrated CMOS sensor's packaging)

  • 노지형;권혁빈;신규식;조남규;문병무;이대성
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2009년도 제40회 하계학술대회
    • /
    • pp.1551_1552
    • /
    • 2009
  • In this paper, we presented the packaging technologies of CMOS ISFET(Ion Sensitive Field Effect Transistor) pH sensor using post-CMOS process and MCP(Multi Chip Packaging). We have proposed and developed two types of packaging technology. one is one chip, which sensing layer is deposited on the gate metal of standard CMOS ISFET, the other is two chip type, which sensing layer is separated from CMOS ISFET and connected by bonding wire. These proposed packaging technologies would make it easy to fabricate CMOS ISFET pH sensor and to make variety types of pH sensor.

  • PDF

Packaging 형태에 따른 CMOS ISFET pH 센서의 특성평가 (Characteristics of CMOS ISFET pH sensor as packaging type)

  • 신규식;노지형;조남규;이대성
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2008년도 하계종합학술대회
    • /
    • pp.517-518
    • /
    • 2008
  • Highly integrated ISFETs require the monolithic implementation of ISFETs, CMOS electronics, and additional sensors on the same chip This paper presents novel packaging type of CMOS ISFET pH sensor using standard CMOS FET chip and extended sensing membrane which is separated from CMOS FET. This proposed packaging type will make it easy to fabricate CMOS ISFET pH sensors

  • PDF

RF CMOS Power Amplifiers for Mobile Terminals

  • Son, Ki-Yong;Koo, Bon-Hoon;Lee, Yu-Mi;Lee, Hong-Tak; Hong, Song-Cheol
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제9권4호
    • /
    • pp.257-265
    • /
    • 2009
  • Recent progress in development of CMOS power amplifiers for mobile terminals is reviewed, focusing first on switching mode power amplifiers, which are used for transmitters with constant envelope modulation and polar transmitters. Then, various transmission line transformers are evaluated. Finally, linear power amplifiers, and linearization techniques, are discussed. Although CMOS devices are less linear than other devices, additional functions can be easily integrated with CMOS power amplifiersin the same IC. Therefore, CMOS power amplifiers are expected to have potential applications after various linearity and efficiency enhancement techniques are used.

A CMOS Temperature Control Circuit for Crystal-on-Chip Oscillator

  • Park, Cheol-Young
    • 한국정보기술응용학회:학술대회논문집
    • /
    • 한국정보기술응용학회 2005년도 6th 2005 International Conference on Computers, Communications and System
    • /
    • pp.103-106
    • /
    • 2005
  • This paper reports design and fabrication of CMOS temperature sensor circuit using MOSIS 0.25um CMOS technology. The proposed circuit has a temperature coefficient of $13mV/^{\circ}C$ for a wide operating temperature range with a good linearity. This circuit may be applicable to the design of one-chip IC where quartz crystal resonator is directly mounted on CMOS oscillator chips.

  • PDF

3- Transistor Cell OTP ROM Array Using Standard CMOS Gate-Oxide Antifuse

  • Kim, Jin-Bong;Lee, Kwy-Ro
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제3권4호
    • /
    • pp.205-210
    • /
    • 2003
  • A 3-Transistor cell CMOS OTP ROM array using standard CMOS antifuse (AF) based on permanent breakdown of MOSFET gate oxide is proposed, fabricated and characterized. The proposed 3-T OTP cell for ROM array is composed of an nMOS AF, a high voltage (HV) blocking nMOS, and cell access transistor, all compatible with standard CMOS technology. The experimental results show that the proposed structure can be a viable technology option as a high density OTP ROM array for modern digital as well as analog circuits.

질화갈륨 전력반도체와 Si CMOS 소자의 단일기판 집적화를 위한 Si(110) CMOS 공정개발 (Development of Si(110) CMOS process for monolithic integration with GaN power semiconductor)

  • 김형탁
    • 전기전자학회논문지
    • /
    • 제23권1호
    • /
    • pp.326-329
    • /
    • 2019
  • 차세대 전력반도체 소재인 질화갈륨(GaN)이 증착된 GaN-on-Si 기판의 기술성숙도가 높아지면서 Si CMOS 소자와의 단일기판 집적화에 대한 관심이 고조되고 있다. CMOS 특성이 상대적으로 저하되는 (111)Si 보다 (110)Si의 CMOS소자가 집적화 관점에서 유리할 것으로 판단되며, 따라서 향후 전개될 GaN-on-(110)Si 플랫폼을 활용한 GaN 전력반도체 스위치소자와 Si CMOS소자의 단일기판 집적화에 적용될 수 있도록 국내 Si CMOS 파운드리 공정을 (110)Si 기판에 진행하였다. 제작된 CMOS소자의 기본특성 및 인버터체인 회로특성, 그리고 게이트 산화막의 신뢰성 분석을 통해 향후 국내 파운드리공정을 활용한 (110)Si CMOS기술과 GaN의 집적화의 가능성을 검증하였다.