• JSTS:Journal of Semiconductor Technology and Science
• /
• v.16 no.2
• /
• pp.166-171
• /
• 2016

Nickel silicide is main issue in Polycrystalline silicon Thin Film Transistor (TFT) which is made by Metal Induced Lateral Crystallization (MILC) method. This Nickel silicide acts as a defect center, and this defect is one of the biggest reason of the high leakage current. In this research, we fabricated polycrystalline TFTs with novel method called Edge Cut (EC). With this new fabrication method, we assumed that nickel silicide at the edge of the channel region is reduced. Electrical properties are measured and trap state density also calculated using Levinson & Proano method.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2004.08a
• /
• pp.315-318
• /
• 2004

We developed a vapor induced crystallization (VIC) process for the first time to obtain high quality polycrystalline Si films by sublimating the mixture of $AlCl_3$ and $NiCl_2$. The VIC process enhanced the crystallization of amorphous silicon thin films. The LPCVD amorphous silicon thin films were completely crystallized after 5 hours at 480 $^{\circ}C$. It is known that needle-like grains with very small width grow in the Ni-metal induced lateral crystallization. In our new method, the width of grains is larger because the grain can also grow perpendicular to the needle growth direction. Also the interface between the merging grain boundaries was coherent. As the results, a polycrystalline film with superior microstructure has been obtained.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2000.05b
• /
• pp.233-236
• /
• 2000

Polycrystalline Silicon Thin Film Transistors(Poly-Si TFT's), fabricated at temperature lower than $600^{\circ}C$ are now largely used in many applications, particularly in large area electrons. In this work, electrical stress effects on Poly-Si TFT's fabricated by Solid Phase Crystal(SPC) was investigated by measuring electric properities such as transfer and output characteristics, and channel conductance. Consequently, It is turned out that it should be noted the output characteristics, drain current and channel conductance, strongly degrade around origin.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2007.08a
• /
• pp.717-720
• /
• 2007

We fabricated the 3.5 inch QCIF AMOLED panel with ultra low temperature polycrystalline silicon TFT on the plastic substrate. To reduce the leakage current, we used the triple layered gate metal structure. To reduce the stress from inorganic dielectric layer, we applied the organic interlayer dielectric and the photoactive insulating layer. By using the interlayer dielectric as a capacitor, the mask steps are reduced up to five.

• Journal of Korea Foundry Society
• /
• v.14 no.1
• /
• pp.28-34
• /
• 1994

Metallurgical-grade polycrystalline silicon was directionally solidified at growth rates of $0.2{\sim}1.0mm/min$ by using split type, reusable graphite molds which were coated with $Si_3N_4$ powder. The resultant grain sizes of the silicon ingots and the shapes of the solid/liquid(S/L) interfaces were investigated. X-ray diffraction was used to determine the preferred orientation in each of the silicon ingots. The impurity content of the silicon was analyzed and the resistivities of the ingots were measured. During the growth of an ingot, the shape of the S/L interface was concave to the silicon melt, and the resistivity decreased. The presence of Al which can be acting as a carrier, is thought to be the main factor causing such a decrease in resistivity. When a growth rate of 0.2㎜/min was used, the preferred orientation was found to be (111).

• Korean Journal of Materials Research
• /
• v.18 no.9
• /
• pp.507-510
• /
• 2008

Electrical properties of multi-channel metal-induced unilaterally precrystallized polycrystalline silicon thin-film transistor (MIUP poly-Si TFT) devices and circuits were investigated. Although their structure was integrated into small area, reducing annealing process time for fuller crystallization than that of conventional crystal filtered MIUP poly-Si TFTs, the multi-channel MIUP poly-Si TFTs showed the effect of crystal filtering. The multi-channel MIUP poly-Si TFTs showed a higher carrier mobility of more than 1.5 times that of the conventional MIUP poly-Si TFTs. Moreover, PMOS inverters consisting of the multi-channel MIUP poly-Si TFTs showed high dynamic performance compared with inverters consisting of the conventional MIUP poly-Si TFTs.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.33 no.5
• /
• pp.344-349
• /
• 2020

Modern thin film deposition processes require high deposition rates, low costs, and high-quality films. Atmospheric pressure plasma-enhanced chemical vapor deposition (AP-PECVD) meets these requirements. AP-PECVD causes little damage on thin film deposition surfaces compared to conventional PECVD. Moreover, a higher deposition rate is expected due to the surface heating effect of atomic hydrogens in AP-PECVD. In this study, polycrystalline silicon thin film was deposited at a low temperature of 100℃ and then AP-PECVD experiments were performed with various plasma powers and hydrogen gas flow rates. A deposition rate of 15.2 nm/s was obtained at the VHF power of 400 W. In addition, a metal foam showerhead was employed for uniform gas supply, which provided a significant improvement in the thickness uniformity.

• Korean Journal of Materials Research
• /
• v.17 no.6
• /
• pp.323-330
• /
• 2007

We fabricated thermaly evaporated 10 nmNi/(poly)Si films to investigate the energy saving property of silicides formed by rapid thermal annealing (RTA) at the temperature of $300{\sim}1200^{\circ}C$ for 40 seconds. Moreover, we fabricated $10{\sim}50$ nm-thick ITO/Si films with a rf-sputter as reference films. A four-point tester was used to investigate the sheet resistance. A transmission electron microscope (TEM) and an X-ray diffractometer were used for the determination of cross sectional microstructure and phase changes. A UV-VISNIR and FT-IR (Fourier transform infrared rays spectroscopy) were employed for near-IR and middle-IR absorbance. Through TEM analysis, we confirmed $20{\sim}70nm-thick$ silicide layers formed on the single and polycrystalline silicon substrates. Nickel silicides and ITO films on the single silicon substrates showed almost similar absorbance in near-IR region, while nickel silicides on polycrystalline silicon substrate showed superior absorbance above 850 nm near-IR region to ITO films. Nickel silicide on polycrystalline substrate also showed better absorbance in middle IR region than ITO. Our result implies that nano-thick nickel silicides may have exellent absorbing capacity in near-IR and middle-IR region.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2002.04b
• /
• pp.69-72
• /
• 2002

We establish a visible light emission from porous polycrystalline silicon nano structure(PPNS). The PPNS layer are formed on heavily doped n-type Si substrate. 2um thickness of undoped polycrystalline silicon deposited using LPCVD (Low Pressure Chemical Vapor Deposition) anodized in a HF: ethanol(=1:1) as functions of anodizing conditions. And then a PPNS layer thermally oxidized for 1 hr at $900^{\circ}C$. Subsequently, thin metal Au as a top electrode deposited onto the PPNS surface by E-beam evaporator and, in order to establish ohmic contact, an thermally evaporated Al was deposited on the back side of a Si-substrate. When the top electrode biased at +6V, the electron emission observed in a PPNS which caused by field-induces electron emission through the top metal. Among the PPNSs as functions of anodization conditions, the PPNS anodized at a current density of $10mA/cm^{2}$ for 20 sec has a lower turn-on voltage and a higher emission current. Furthermore, the behavior of electron emission is uniformly maintained.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2002.08a
• /
• pp.1035-1038
• /
• 2002

The electrical properties of Porous polycrystalline silicon Nano-Structure (PNS) as a cold cathode were investigated as a function of anodizing condition, the thickness of Au film as a top electrode and the substrate temperature. Non-doped 2${\mu}m$-polycrystalline silicon was electrochemically anodized in HF: ethanol (=1:1) mixture as a function of the anodizing condition including a current density and anodizing time. After anodizing, the PNS was thermally oxidized for 1 hr at 900 $^{\circ}C$. Then, 20nm, 30nm, 45nm thickness of Au films as a top electrode were deposited by E-beam evaporator. Among the PNSs fabricated under the various kinds of anodizing conditions, the PNS anodized at a current density of 10mA/$cm^2$ for 20 sec has the lowest turn-on voltage and the highest emission current than those of others. Also, the electron emission properties were investigated as functions of measuring temperature and the different thickness of Au film as a top-electrode.