• 한국전기전자재료학회논문지
• /
• 제17권9호
• /
• pp.911-915
• /
• 2004

In this study, the electrical characteristics of high-voltage LDMOSFET fabricated by the existing CMOS technology were investigated depending on its process and design parameter. In order to verify the experimental data, two-dimensional device simulation was carried out simultaneously. The off- state breakdown voltages of n-channel LDMOSFETs were increased nearly in proportional to the drift region length. For the case of decreasing n-well ion implant doses from $1.0\times{10}^{13}/cm^2$ to $1.0\times{10}^{12}/cm^2$, the off-state breakdown voltage was increased approximately two times. The on-resistance was also increased about 76 %. From 2-D simulation, the increase in the breakdown voltage was attributed to a reduction in the maximum electric field of LDMOS imolanted with low dose as well as to a shift toward n+ drain region. Moreover, the on- and off-state breakdown voltages were also linearly increased with increasing the channel to n-tub spacing due to the reduction of impact ionization at the drift region. The experimental and design data of these high-voltage LDMOS devices can widely applied to design smart power ICs with low-voltage CMOS control and high-voltage driving circuits on the same chip.

• 전기학회논문지
• /
• 제65권5호
• /
• pp.785-793
• /
• 2016

This paper analyzes an LCL-type isolated dc-dc converter operating for constant output voltage in the continuous conduction mode(CCM) with resistances of parasitic losses-static drain-source on resistance of power switch, ESR of resonant network(L-C-L)-using a high loaded quality factor Q assumptions and fourier series techniques. Simple analytical expressions for performance characteristics are derived under steady-state conditions for designing and understanding the behavior of the proposed converter. The voltage-driven rectifier is analyzed, taking into account the diode threshold voltage and the diode forward resistance. Experimental results measured for a proposed converter at low input voltage and various load resistances show agreement to the theoretical performance predicted by the analysis within maximum 4% error. Especially in the case of low output voltages and large loads, It is been observed that introduction of both rectifier and the parasitic components of converter had considerable effect on the performance.

• 대한전자공학회논문지SD
• /
• 제40권11호
• /
• pp.1-8
• /
• 2003

본 논문에서는 소스/드레인 및 게이트의 불순물에 따른 실리사이드의 의존성을 면저항과 단면 특성 등의 분석을 통하여 연구하였다. 급속 열처리 후에는 As, P, BF₂, B/sub 11/ 등과 같은 불순물에 대한 먼저항의 차이가 거의 나지 않았다. 하지만 실리사이드 형성 후히 고온 열처리시에 그 특성이 매우 크게 변화하였다. BF₂를 주입한 시편에서의 특성이 가장 좋게 나타난 반면, As를 주입한 실리사이드의 특성이 가장 열화되었다. BF₂를 주입한 시편에서의 실리사이드 특성 향상은 flourine에 의한 니켈의 확산 방지 때문인 것으로 여겨진다. 그러므로 실리사이드의 성능 향상을 위해 Ni의 확산을 방지시키는 것이 매우 필요하다.

• 한국항공운항학회지
• /
• 제29권4호
• /
• pp.78-87
• /
• 2021

This study is to evaluate the applicability and performance of trapezoidal-shaped grooves on domestic airport runways. For this, the constructability, drainage performance, and friction resistance characteristics of trapezoidal-shaped grooves compared to square-shaped grooves were evaluated through test construction on pavement at Incheon Airport. As a result of the test construction, the trapezoidal-shaped grooves satisfies the required geometry standards and tolerance, and secured a macrotexture that was 25% improved compared to the square-shaped grooves. It was confirmed that trapezoid-shaped grooves secured drainage performance of more than 7-9%, and surface friction performance improved compared to existing grooves when the surface of the pavement was wet as the test speed increased in the dry state. In addition, after trapezoidal-shaped grooves was installed on the RWY 16R/34L of Incheon Airport, the friction coefficient was 0.84, which satisfies the design level of the new runway surface of 0.82 at the test speed.

• Transactions on Electrical and Electronic Materials
• /
• 제16권2호
• /
• pp.78-81
• /
• 2015

Pure ZnO and ZnO nanowires doped with 3 wt.% Ga (‘3GZO’) were grown by pulsed laser deposition in a furnace system. The doping of Ga in ZnO nanowires was analyzed by observing the optical and chemical properties of the doped nanowires. The diameter and length of nanowires were under 200 nm and several ${\mu}m$, respectively. Changes of significant resistance were observed and the sensitivities of ZnO and 3GZO nanowires were compared. The sensitivities of ZnO and 3GZO nanowire sensors measured at 300℃ for 1 ppm of ethanol gas were 97% and 48%, respectively.

• 한국지진공학회:학술대회논문집
• /
• 한국지진공학회 2000년도 춘계 학술발표회 논문집 Proceedings of EESK Conference-Spring
• /
• pp.283-289
• /
• 2000

The panel shear and bearing strengths determining the seismic resistance of reinforced concrete column-to-steel beam connections are predicted by various methods for four previously tested exterior beam-column joints. The analytical approach to model the joint deformation is also examined. Several analyses incorporating the deformations of panel shear and bearing in the joint are demonstrated using a analyses incorporating the deformations of panel shear and bearing in the joint are demonstrated using a fairly simple connection model in the commercial packages such as Drain2dx and IDARC. The strength prediction results indicated that the ASCE method with the modifcation of the comprssion strut contribution is th most accurate. It is also considered that the analytical model presented including the joint deformation can be used for the overall analysis

• 한국지반공학회:학술대회논문집
• /
• 한국지반공학회 1999년도 봄 학술발표회 논문집
• /
• pp.365-372
• /
• 1999

The plane deformation and spatial seepage(PDSS) analysis was developed to consider 3D flow of excess pore water as well as plane deformation of ground. Here is newly developed an equivalent model for PDSS analysis, which was the purpose to reduce number of finite elements and to take the effects of smear and well resistance into consideration. As the result of PDSS analysis with applying the new model, it is showed that the settlement-tin e relationship by PDSS agrees well with those of Plane strain(PS) and axisymmetric analyses, irrespective of existence of untreated layer. And the excess pore pressure distribution by PDSS is relatively agreed with that of axisymmetric analysis, not with that of PS.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2000년도 하계종합학술대회 논문집(2)
• /
• pp.278-281
• /
• 2000

In this study, the electrical characteristics of 100V -Class LDMOSFET for high temperature applications such as electronic control systems of automobiles and motor driver were investigated. Measurement data are taken over wide range of temperature(300K-500K) and various drift region length(6.6$\mu\textrm{m}$-12.6$\mu\textrm{m}$). In high temperature condition(>450K), drain current decreased over 50％, and specific on-resistance increased about twice in comparison with room temperature. Moreover the ratio R$\sub$on//BV, a figure of merit of the device, increased with increasing temperature.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 1998년도 추계종합학술대회 논문집
• /
• pp.815-818
• /
• 1998

The Insulated Gate Bipolar Transistor has the characteristics of MOSFET and BJT. The characteristics of proposed device exhibit high speed switching, the voltage controlled property, and the low ON resistance. This hybrid device has been used and developed continuously in the power electronic engineering field. We can simulate many IGBT circuits, such as the motor drive circuit, the switching circuits etc, with PSpice. However, some problems in PSpice is that the IGBT is old-fashioned and is very difficult to get it. In this paper, the IGBT in PSpice is considered as the basic structure. We changed the valuse of base width, gate-drain overlaping area, device area, and doping concentration, then calculated MOS transconductance, ambipolar recombination lifetime etc. Using this resultant parameter, we could predict the transient response characteristicsof IGBT, for examplex, voltage overshoot, the rising curve of voltage, and the falling curve of current.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제10권4호
• /
• pp.260-264
• /
• 2010

In this paper, Ni silicide is formed on boron cluster ($B_{18}H_{22}$) implanted source/drains for shallow junctions of nano-scale CMOSFETs and its thermal stability is improved, using vacuum annealing. Although Ni silicide on $B_{18}H_{22}$ implanted Si substrate exhibited greater sheet resistance than on the $BF_2$ implanted one, its thermal stability was greatly improved using vacuum annealing. Moreover, the boron depth profile, using vacuum post-silicidation annealing, showed a shallower junction than that using $N_2$ annealing.