• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.10 no.8
• /
• pp.1817-1823
• /
• 2009

A design of cascaded distributed amplifier with a broadband amplification is described in this paper. A medium power device with 23dBm, max output power under the optimal narrow-band power matching condition is adopted for the design and fabrication of the cascaded distributed amplifier. In general, conventional distributed amplifiers with the parallel connected input ports have a low gain, and previous cascaded distributed amplifiers show a relatively low output power of 10dBm at most, which is the upper limit of small signal amplification. However, the cascaded distributed amplifier in this paper shows the gain of $18.15{\pm}0.75dB$ and output power of 20dBm over $300MHz{\sim}2GHz$ from the measurement, so it can be well adopted as a wideband driver amplifier.

• 한국정보통신설비학회:학술대회논문집
• /
• 2008.08a
• /
• pp.218-222
• /
• 2008

RF power amplifier requires linearization in order to reduce adjacent channel interference. And most of the existing linearization algorithms assume that a PA has memory-less nonlinearity. But for the wider bandwidth signal, the memory effect of PA cannot be ignored. This paper investigates digital pre-distortion by use of a memory polynomial model which compensates for amplifier nonlinearity and memory effect. The look-up table based implementation scheme is used to reduce the computational complexity of the pre-distortion block. The linearization performance is demonstrated on wideband CDMA signal and class AB high power amplifier.

• Journal of electromagnetic engineering and science
• /
• v.11 no.1
• /
• pp.27-33
• /
• 2011

In this paper, we propose a high gain, current reused ultra wideband (UWB) low noise amplifier (LNA) that uses TSMC 0.18 ${\mu}m$ CMOS technology. To satisfy the wide input matching and high voltage gain requirements with low power consumption, a resistive current reused technique is utilized in the first stage. A ${\pi}$-type LC network is adopted in the second stage to achieve sufficient gain over the entire frequency band. The proposed UWB LNA has a voltage gain of 12.9~18.1 dB and a noise figure (NF) of 4.05~6.21 dB over the frequency band of interest (1~10 GHz). The total power consumption of the proposed UWB LNA is 10.1 mW from a 1.4 V supply voltage, and the chip area is $0.95{\times}0.9$ mm.

• Journal of electromagnetic engineering and science
• /
• v.5 no.3
• /
• pp.112-116
• /
• 2005

This paper presents a broadband two-stage low noise amplifier(LNA) operating from 3 to 10 GHz, designed with 0.18 ${\mu}m$ RF CMOS technology, The cascode feedback topology and broadband matching technique are used to achieve broadband performance and input/output matching characteristics. The proposed UWB LNA results in the low noise figure(NF) of 3.4 dB, input/output return loss($S_{11}/S_{22}$) of lower than -10 dB, and power gain of 14.5 dB with gain flatness of $\pm$1 -dB within the required bandwidth. The input-referred third-order intercept point($IIP_3$) and the input-referred 1-dB compression point($P_{ldB}$) are -7 dBm and -17 dBm, respectively.

• ETRI Journal
• /
• v.26 no.5
• /
• pp.486-492
• /
• 2004

The emergence of wide channel bandwidth wireless standards requires the use of a highly linear, wideband integrated CMOS baseband chain with moderate power consumption. In this paper, we present the design of highly linear, wideband active RC filters and a digitally programmable variable gain amplifier. To achieve a high unity gain bandwidth product with moderate power consumption, the feed-forward compensation technique is applied for the design of wideband active RC filters. Measured results from a $0.5{\mu}m$ CMOS prototype baseband chain show a cutoff frequency of 10 MHz, a variable gain range of 33 dB, an in-band IIP3 of 13 dBV, and an input referred noise of 114 ${\mu}Vrms$ while dissipating 20 mW from a 3 V supply.

• ETRI Journal
• /
• v.42 no.5
• /
• pp.773-780
• /
• 2020

A 40 nm complementary metal oxide semiconductor carrier-aggregated drive amplifier with high linearity is presented for sub-GHz Internet of Things applications. The proposed drive amplifier consists of two high linear amplifiers, which are composed of five differential cascode cells. Carrier aggregation can be achieved by switching on both the driver amplifiers simultaneously and combining the two independent signals in the current mode. The common gate bias of the cascode cells is selected to maximize the output 1 dB compression point (P1dB) to support high-linear wideband applications, and is used for the local supply voltage of digital circuitry for gain control. The proposed circuit achieved an output P1dB of 10.7 dBm with over 22.8 dBm of output 3rd-order intercept point up to 0.9 GHz and demonstrated a 55 dBc adjacent channel leakage ratio (ACLR) for the 802.11af with -5 dBm channel power. To the best of our knowledge, this is the first demonstration of the wideband carrier-aggregated drive amplifier that achieves the highest ACLR performance.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.7 no.2
• /
• pp.221-226
• /
• 2012

In this paper, wideband two-stage amplification stage was designed, fabricated and evaluated. The proposed amplification stage with a novel gain control method have a high gain, low noise and high linearity performance. It is consisted of common emitter amplifier as the first stage, cascode gain control amplifier as second stage and power detector which sense the received signal strength. The proposed amplification stage shows a total gain of 29 dB~37 dB, noise fiugre of 1.5 dB at operating band and high linearity performance as the IMD (third intermodulation distortion) level is below the noise level of the measurement equipment at the control voltage 2.0 V generated from power detector under the strong electric field condition.

• Journal of electromagnetic engineering and science
• /
• v.16 no.1
• /
• pp.44-51
• /
• 2016

A commercial $0.25{\mu}m$ GaN process is used to implement 6-18 GHz wideband power amplifier (PA) monolithic microwave integrated circuits (MMICs). GaN HEMTs are advantageous for enhancing RF power due to high breakdown voltages. However, the large-signal models provided by the foundry service cannot guarantee model accuracy up to frequencies close to their maximum oscillation frequency ($F_{max}$). Generally, the optimum output load point of a PA varies severely according to frequency, which creates difficulties in generating watt-level output power through the octave bandwidth. This study overcomes these issues by the development of in-house large-signal models that include a thermal model and by applying distributed L-C output load matching to reactive matched amplifiers. The proposed GaN PAs have successfully accomplished output power over 5 W through the octave bandwidth.

• Journal of electromagnetic engineering and science
• /
• v.16 no.1
• /
• pp.52-56
• /
• 2016

This paper suggests a class-F power amplifier with split open-end stubs to provide a broadband high-efficiency operation. These stubs are designed to have wide bandwidth by splitting wide open-end stubs into narrower stubs connected in shunt in an output matching network for class-F operation. In contrast to conventional wideband class-F designs, which theoretically need a large number of matching lines, this method requires fewer transmission lines, resulting in a compact circuit implementation. In addition, the open-end stubs are designed with slant ends to achieve additional wide bandwidth. To verify the suggested design, a 10-W class-F power amplifier operating at 1.7 GHz was implemented using a commercial GaN transistor. The measurement results showed a peak drain efficiency of 82.1% and 750 MHz of bandwidth for an efficiency higher than 63%. Additionally, the maximum output power was 14.45 W at 1.7 GHz.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.16 no.3
• /
• pp.312-318
• /
• 2016

This paper presents a 2-6 GHz GaN HEMT power amplifier monolithic microwave integrated circuit (MMIC) with bridged-T all-pass filters and output-reactance-compensation shorted stubs using the $0.25{\mu}m$ GaN HEMT foundry process that is developed by WIN Semiconductors, Inc. The bridged-T filter is modified to mitigate the bandwidth degradation of impedance matching due to the inherent channel resistance of the transistor, and the shorted stub with a bypass capacitor minimizes the output reactance of the transistor to ease wideband load impedance matching for maximum output power. The fabricated power amplifier MMIC shows a flat linear gain of 20 dB or more, an average output power of 40.1 dBm and a power-added efficiency of 19-26 % in 2 to 6 GHz, which is very useful in applications such as communication jammers and electronic warfare systems.