• 전력전자학회지
• /
• 제25권6호
• /
• pp.32-36
• /
• 2020

• Journal of Power Electronics
• /
• 제11권2호
• /
• pp.188-193
• /
• 2011

A highly efficient AC-DC converter for small wind power generation systems using a brushless DC generator (BLDCG) is presented in this paper. The market standard AC-DC converter for a BLDCG consists of a three-phase diode rectifier and a boost DC-DC converter, which has an IGBT and a fast recovery diode (FRD). This kind of two-stage solution basically suffers from a large amount of conduction loss and the efficiency greatly decreases under a light load, or at a low current, because of the switching devices with a P-N junction. In order to overcome this low efficiency, especially at a low current, a three-phase bridgcless converter consisting of three upper side FRDs and three lower side Super Junction FETs is presented. In the overall operating speed region, including the cut-in speed, the efficiency of the proposed converter is improved by up to 99%. Such a remarkable result is validated and compared with conventional solutions by calculating the power loss based on I-V curves and the switching loss data of the adopted commercial switches and the current waveforms obtained through PSIM simulations.

• 전기학회논문지
• /
• 제58권7호
• /
• pp.1363-1374
• /
• 2009

This paper reviews the characteristics and technical trends in Power MOSFET technology that are leading to improvements in power loss for power electronic system. The silicon bipolar power transistor has been displaced by silicon power MOSFET's in low and high voltage system. The power electronic technology requires the marriage of power device technology with MOS-gated device and bipolar analog circuits. The technology challenges involved in combining power handling capability with finger gate, trench array, super junction structure, and SiC transistor are described, together with examples of solutions for telecommunications, motor control, and switch mode power supplies.

• 전자공학회논문지
• /
• 제50권7호
• /
• pp.109-114
• /
• 2013

전력 MOSFET(산화물-반도체 전위 효과 트랜지스터)는 BLDC 모터와 전력 모듈 등에 광범위하게 사용하고 있다. 기존 전력 MOSFET 구조는 온-저항과 항복전압사이에 절충(tradeoff)이 필요하다. 이러한 절충을 하지 않고 최적화를 하기위해 비균일 초접합 트랜치 MOSFET 를 설계하는데 동일한 항복전압에서 균일 초접합 트랜치 MOSFET보다 낮은 온-저항을 갖도록한다. 이를 위해 드리프트 영역에서 우수한 전기장 분포를 달성하기 위하여 선형구조의 도핑 프로파일을 제안하고, 단위 셀 설계, 도핑농도의 특성분석, 전위분포를 SILVACO TCAD 2D인 Atlas 소자 소프트웨어를 사용하여 시뮬에이션을 수행하였다. 결과로 100V 급 MOSFET에서 비균일 초접합 트랜치 MOSFET가 균일 초접합 트랜치 MOSFET보다 온-저항에서 우수한 특성을 보여주고 있다.

• 반도체디스플레이기술학회지
• /
• 제13권3호
• /
• pp.45-50
• /
• 2014

In this paper, we propose a super-junction MOSFET (SJ MOSFET) fabricated through a simple pillar forming process by varying the Si epilayer thickness and doping concentration of pillars using SILVACO TCAD simulation. The design of the SJ MOSFET structure is presented, and the doping concentration of pillar, breakdown voltage ($V_{BR}$) and drain current are analyzed. The device performance of conventional Si planar metal-oxide semiconductor field-effect transistor(MOSFET), Si SJ MOSFET, and SiGe SJ MOSFET was investigated. The p- and n-pillars in Si SJ MOSFET suppressed the punch-through effect caused by drain bias. This lead to the higher $V_{BR}$ and reduced on resistance of Si SJ MOSFET. An increase in the thickness of Si epilayer and decrease in the former is most effective than the latter. The implementation of SiGe epilayer to SJ MOSFET resulted in the improvement of $V_{BR}$ as well as drain current in saturation region, when compared to Si SJ MOSFET. Such a superior device performance of SiGe SJ MOSFET could be associated with smaller bandgap of SiGe which facilitated the drift of carriers through lower built-in potential barrier.

• 전기전자학회논문지
• /
• 제23권3호
• /
• pp.832-838
• /
• 2019

본 논문에서는 차세대 전력 반도체 소자인 4H-SiC MOSFET에 대해 연구하였다. 특히 3300V급에서 기존의 DMOSFET 구조보다 개선된 전기적 특성을 갖는 Semi-SuperJunction MOSFET 구조를 제안하였으며, TCAD 시뮬레이션을 통해 기존의 MOSFET과 전기적 특성을 비교 분석하였다. Semi-SJ MOSFET 구조는 부분적으로 SJ를 도입한 구조로, 2차원의 공핍 효과를 통해 전계 분포가 개선되며, 항복 전압이 증가한다. 항복 전압의 개선을 통해 얻은 이득으로, 높은 농도의 도핑이 가능하기 때문에 온 저항을 개선시킬 수 있다. 제안한 Semi-SJ MOSFET 구조는 DMOSFET보다 항복 전압이 8% 감소하지만, 온 저항이 80% 감소한다. 또한 DMOSFET 구조를 개선한 Current Spreading Layer(CSL)구조에 비해서도 온 저항이 44% 감소한다.

• 한국전기전자재료학회논문지
• /
• 제28권6호
• /
• pp.371-374
• /
• 2015

This paper suggests a high performance lateral super barrier rectifier (Lateral SBR) device which has the advantages of both Schottky diode and pn junction, that is, low forward voltage and low leakage current, respectively. Advantage of the proposed lateral SBR is that it can be easily implemented and integrated in current BCD platform. As a result of simulation using TCAD, BVdss = 48 V, $V_F=0.38V$ @ $I_F=35mA$, T_j = $150^{\circ}C$ were obtained with very low leakage current characteristic of 3.25 uA.

• 한국전기전자재료학회논문지
• /
• 제30권3호
• /
• pp.148-151
• /
• 2017

This research concerns field rings for 3.3kV planar gate power insulated-gate bipolar transistors (IGBTs). We design an optimal field ring for a 3.3kV power IGBT and analyze its electrical characteristics according to field ring parameters. Based on this background, we obtained 3.3kV high breakdown voltage and a 2.9V on state voltage drop. To obtain high breakdown voltage, we confirmed that the field ring count was 23, and we obtained optimal parameters. The gap distance between field rings $13{\mu}m$ and the field ring width was $5{\mu}m$. This design technology will be adapted to field stop IGBTs and super junction IGBTs. The thyristor device for a power conversion switch will be replaced with a super high voltage power IGBT.

• 한국건축시공학회:학술대회논문집
• /
• 한국건축시공학회 2009년도 추계 학술논문 발표대회
• /
• pp.47-50
• /
• 2009

The existing techniques used to estimate and manage the compressive strength of concrete do not include the environmental factors that influence the development of compressive strength and the compressive strength itself. Thus, it is necessary to develop a reasonable yet simple way to measure the compressive strength of concrete structures at construction sites by considering concrete's mechanical properties and curing environment. This study was conducted to propose an acrylic form and a junction isolation mold with crack-inducing boards that uses non-destructive methods to create and collect concrete test samples that are cured in the same condition as the actual concrete structures. junction isolation molds were used in high-strength and super high-strength concrete to evaluate the reliability of compressive strength evaluation on the test sample. The following were the findings of this study:

• 한국재료학회지
• /
• 제20권11호
• /
• pp.586-591
• /
• 2010

Solar cells have been more intensely studied as part of the effort to find alternatives to fossil fuels as power sources. The progression of the first two generations of solar cells has seen a sacrifice of higher efficiency for more economic use of materials. The use of a single junction makes both these types of cells lose power in two major ways: by the non-absorption of incident light of energy below the band gap; and by the dissipation by heat loss of light energy in excess of the band gap. Therefore, multi junction solar cells have been proposed as a solution to this problem. However, the $1^{st}$ and $2^{nd}$ generation solar cells have efficiency limits because a photon makes just one electron-hole pair. Fabrication of all-silicon tandem cells using an Si quantum dot superlattice structure (QD SLS) is one possible suggestion. In this study, an $SiO_x$ matrix system was investigated and analyzed for potential use as an all-silicon multi-junction solar cell. Si quantum dots with a super lattice structure (Si QD SLS) were prepared by alternating deposition of Si rich oxide (SRO; $SiO_x$ (x = 0.8, 1.12)) and $SiO_2$ layers using RF magnetron co-sputtering and subsequent annealing at temperatures between 800 and $1,100^{\circ}C$ under nitrogen ambient. Annealing temperatures and times affected the formation of Si QDs in the SRO film. Fourier transform infrared spectroscopy (FTIR) spectra and x-ray photoelectron spectroscopy (XPS) revealed that nanocrystalline Si QDs started to precipitate after annealing at $1,100^{\circ}C$ for one hour. Transmission electron microscopy (TEM) images clearly showed SRO/$SiO_2$ SLS and Si QDs formation in each 4, 6, and 8 nm SRO layer after annealing at $1,100^{\circ}C$ for two hours. The systematic investigation of precipitation behavior of Si QDs in $SiO_2$ matrices is presented.