• Title/Summary/Keyword: Solder bump

Search Result 189, Processing Time 0.031 seconds

Studies on the Interfacial Reaction of Screen-Printed Sn-37Pb, Sn-3.5Ag and Sn-3.8Ag-0.7Cu Solder Bumps on Ni/Au and OSP finished PCB (Ni/Au 및 OSP로 Finish 처리한 PCB 위에 스크린 프린트 방법으로 형성한 Sn-37Pb, Sn-3.5Ag 및 Sn-3.8Ag-0.7Cu 솔더 범프 계면 반응에 관한 연구)

  • Nah, Hae-Woong;Son, Ho-Young;Paik, Kyung-Wook;Kim, Won-Hoe;Hur, Ki-Rok
    • Korean Journal of Materials Research
    • /
    • v.12 no.9
    • /
    • pp.750-760
    • /
    • 2002
  • In this study, three solders, Sn-37Pb, Sn-3.5Ag, and Sn-3.8Ag-0.7Cu were screen printed on both electroless Ni/Au and OSP metal finished micro-via PCBs (Printed Circuit Boards). The interfacial reaction between PCB metal pad finish materials and solder materials, and its effects on the solder bump joint mechanical reliability were investigated. The lead free solders formed a large amount of intermetallic compounds (IMC) than Sn-37Pb on both electroless Ni/Au and OSP (Organic Solderabilty Preservatives) finished PCBs during solder reflows because of the higher Sn content and higher reflow temperature. For OSP finish, scallop-like $Cu_{6}$ /$Sn_{5}$ and planar $Cu_3$Sn intermetallic compounds (IMC) were formed, and fracture occurred 100% within the solder regardless of reflow numbers and solder materials. Bump shear strength of lead free solders showed higher value than that of Sn-37Pb solder, because lead free solders are usually harder than eutectic Sn-37Pb solder. For Ni/Au finish, polygonal shaped $Ni_3$$Sn_4$ IMC and P-rich Ni layer were formed, and a brittle fracture at the Ni-Sn IMC layer or the interface between Ni-Sn intermetallic and P-rich Ni layer was observed after several reflows. Therefore, bump shear strength values of the Ni/Au finish are relatively lower than those of OSP finish. Especially, spalled IMCs at Sn-3.5Ag interface was observed after several reflow times. And, for the Sn-3.8Ag-0.7Cu solder case, the ternary Sn-Ni-Cu IMCs were observed. As a result, it was found that OSP finished PCB was a better choice for solders on PCB in terms of flip chip mechanical reliability.

Recent Advances in Fine Pitch Cu Pillar Bumps for Advanced Semiconductor Packaging (첨단 반도체 패키징을 위한 미세 피치 Cu Pillar Bump 연구 동향)

  • Eun-Chae Noh;Hyo-Won Lee;Jeong-Won Yoon
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.30 no.3
    • /
    • pp.1-10
    • /
    • 2023
  • Recently, as the demand for high-performance computers and mobile products increases, semiconductor packages are becoming high-integration and high-density. Therefore, in order to transmit a large amount of data at once, micro bumps such as flip-chip and Cu pillar that can reduce bump size and pitch and increase I/O density are used. However, when the size of the bumps is smaller than 70 ㎛, the brittleness increases and electrical properties decrease due to the rapid increase of the IMC volume fraction in the solder joint, which deteriorates the reliability of the solder joint. Therefore, in order to improve these issues, a layer that serves to prevent diffusion is inserted between the UBM (Under Bump Metallization) or pillar and the solder cap. In this review paper, various studies to improve bonding properties by suppressing excessive IMC growth of micro-bumps through additional layer insertion were compared and analyzed.

Optimization of Material and Process for Fine Pitch LVSoP Technology

  • Eom, Yong-Sung;Son, Ji-Hye;Bae, Hyun-Cheol;Choi, Kwang-Seong;Choi, Heung-Soap
    • ETRI Journal
    • /
    • v.35 no.4
    • /
    • pp.625-631
    • /
    • 2013
  • For the formation of solder bumps with a fine pitch of 130 ${\mu}m$ on a printed circuit board substrate, low-volume solder on pad (LVSoP) technology using a maskless method is developed for SAC305 solder with a high melting temperature of $220^{\circ}C$. The solder bump maker (SBM) paste and its process are quantitatively optimized to obtain a uniform solder bump height, which is almost equal to the height of the solder resist. For an understanding of chemorheological phenomena of SBM paste, differential scanning calorimetry, viscosity measurement, and physical flowing of SBM paste are precisely characterized and observed during LVSoP processing. The average height of the solder bumps and their maximum and minimum values are 14.7 ${\mu}m$, 18.3 ${\mu}m$, and 12.0 ${\mu}m$, respectively. It is expected that maskless LVSoP technology can be effectively used for a fine-pitch interconnection of a Cu pillar in the semiconductor packaging field.

Interfacial Reaction between Ultra-Small 58Bi-42Sn Solder Bump and Au/Ni/Ti UBM for Ultra-Fine Flip Chip Application (고집적 플립 칩용 극미세 58Bi-42Sn 솔더 범프와 Au/Ni/Ti UBM의 계면 반응)

  • Kang, Woon-Byung;Jung, Yoon;Kim, Young-Ho
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.10 no.2
    • /
    • pp.61-67
    • /
    • 2003
  • The interfacial reaction between ultra-small 58Bi-42Sn solder and Au/Ni/Ti under bump metallurgy (UBM) for ultra-fine flip chip application was investigated. The ultra-small 58Bi-42Sn solder bump, about $46{\mu}m$ in diameter, was fabricated by using the lift-off method and reflowed using the rapid thermal annealing (RTA) system. The intermetallic compounds were characterized using a secondary electron microscopy (SEM), an energy dispersive spectroscopy (EDS), and an x-ray diffractometer (XRD). The faceted and polygonal intermetallic compounds were found in the Bi-Sn solder bumps on $Au(0.1{\mu}m)/Ni/Ti$ UBM and they were indentified as $(Au_xBi_yNi_{1-x-y})Sn_2$ Phase. The intermetallic compounds grown from the $Au(0.1{\mu}m)/Ni/Ti$ UBMinterface were dispersed in the solder bump.

  • PDF

Interfacial Microstructure and Mechanical Property of Au Stud Bump Joined by Flip Chip Bonding with Sn-3.5Ag Solder (Au 스터드 범프와 Sn-3.5Ag 솔더범프로 플립칩 본딩된 접합부의 미세조직 및 기계적 특성)

  • Lee, Young-Kyu;Ko, Yong-Ho;Yoo, Se-Hoon;Lee, Chang-Woo
    • Journal of Welding and Joining
    • /
    • v.29 no.6
    • /
    • pp.65-70
    • /
    • 2011
  • The effect of flip chip bonding parameters on formation of intermetallic compounds (IMCs) between Au stud bumps and Sn-3.5Ag solder was investigated. In this study, flip chip bonding temperature was performed at $260^{\circ}C$ and $300^{\circ}C$ with various bonding times of 5, 10, and 20 sec. AuSn, $AuSn_2$ and $AuSn_4$ IMCs were formed at the interface of joints and (Au, Cu)$_6Sn_5$ IMC was observed near Cu pad side in the joint. At bonding temperature of $260^{\circ}C$, $AuSn_4$ IMC was dominant in the joint compared to other Au-Sn IMCs as bonding time increased. At bonding temperature of $300^{\circ}C$, $AuSn_2$ IMC clusters, which were surrounded by $AuSn_4$ IMC, were observed in the solder joint due to fast diffusivity of Au to molten solder with increased bonding temperature. Bond strength of Au stud bump joined with Sn-3.5Ag solder was about 23 gf/bump and fracture mode of the joint was intergranular fracture between $AuSn_2$ and $AuSn_4$ IMCs regardless bonding conditions.

Effect of Joule Heating on Electromigration Characteristics of Sn-3.5Ag Flip Chip Solder Bump (Joule열이 Sn-3.5Ag 플립칩 솔더범프의 Electromigration 거동에 미치는 영향)

  • Lee, Jang-Hee;Yang, Seung-Taek;Suh, Min-Suk;Chung, Qwan-Ho;Byun, Kwang-Yoo;Park, Young-Bae
    • Korean Journal of Materials Research
    • /
    • v.17 no.2
    • /
    • pp.91-95
    • /
    • 2007
  • Electromigration characteristics of Sn-3.5Ag flip chip solder bump were analyzed using flip chip packages which consisted of Si chip substrate and electroplated Cu under bump metallurgy. Electromigration test temperatures and current densities peformed were $140{\sim}175^{\circ}C\;and\;6{\sim}9{\times}10^4A/cm^2$ respectively. Mean time to failure of solder bump decreased as the temperature and current density increased. The activation energy and current density exponent were found to be 1.63 eV and 4.6, respectively. The activation energy and current density exponent have very high value because of high Joule heating. Evolution of Cu-Sn intermetallic compound was also investigated with respect to current density conditions.

Detection of Flip-chip Bonding Error Through Edge Size Extraction of X-ray Image (X선 영상의 에지 추출을 통한 플립칩 솔더범프의 접합 형상 오차 검출)

  • Song, Chun-Sam;Cho, Sung-Man;Kim, Joon-Hyun;Kim, Joo-Hyun;Kim, Min-young;Kim, Jong-Hyeong
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.15 no.9
    • /
    • pp.916-921
    • /
    • 2009
  • The technology to inspect and measure an inner structure of micro parts has become an important tool in the semi-conductor industrial field with the development of automation and precision manufacturing. Especially, the inspection skill on the inside of highly integrated electronic device becomes a key role in detecting defects of a completely assembled product. X-ray inspection technology has been focused as a main method to inspect the inside structure. However, there has been insufficient research done on the customized inspection technology for the flip-chip assembly due to the interior connecting part of flip chip which connects the die and PCB electrically through balls positioned on the die. In this study, therefore, it is implemented to detect shape error of flip chip bonding without damaging chips using an x-ray inspection system. At this time, it is able to monitor the solder bump shape by introducing an edge-extracting algorithm (exponential approximation function) according to the attenuating characteristic and detect shape error compared with CAD data. Additionally, the bonding error of solder bumps is automatically detectable by acquiring numerical size information at the extracted solder bump edges.

Aging Characteristics of Solder bump Joint for High Reliability Optical module (광모듈 솔더 접합부의 시효 특성에 관한 연구)

  • Kim, Nam-Kyu;Kim, Kyung-Seob;Kim, Nam-Hoon;Chang, Eui-Goo
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2003.05c
    • /
    • pp.204-207
    • /
    • 2003
  • The flip chip bonding utilizing self-aligning characteristic of solder becomes mandatory to meet to tolerances for the optical device. In this paper, a parametric study of aging condition and pad size of sample was conducted. A TiW/Cu UBM structure was adopted and sample was aging treated to analyze the effect of intermetallic compound with time variation. After aging treatment, the tendency to decrease in shear strength was measured and the structure of the fine joint area was observed by using SEM, TEM and EDS. In result, the shear strength was decreased of about 20% in the $100{\mu}m$ sample at $170^{\circ}C$ aging compared with the maximum shear strength of same pad size sample. In the case of the $120^{\circ}C$ aging treatment, 17% of decrease in shear strength was measured at the $100{\mu}m$ pad size sample. Also, intremetallic compound of $Cu_6Sn_5$ and $Cu_3Sn$ were observed through the TEM measurement by using an FIB technique that is very useful to prepare TEM thin foil specimens from the solder joint interface.

  • PDF

Novel Bumping and Underfill Technologies for 3D IC Integration

  • Sung, Ki-Jun;Choi, Kwang-Seong;Bae, Hyun-Cheol;Kwon, Yong-Hwan;Eom, Yong-Sung
    • ETRI Journal
    • /
    • v.34 no.5
    • /
    • pp.706-712
    • /
    • 2012
  • In previous work, novel maskless bumping and no-flow underfill technologies for three-dimensional (3D) integrated circuit (IC) integration were developed. The bumping material, solder bump maker (SBM) composed of resin and solder powder, is designed to form low-volume solder bumps on a through silicon via (TSV) chip for the 3D IC integration through the conventional reflow process. To obtain the optimized volume of solder bumps using the SBM, the effect of the volumetric mixing ratio of resin and solder powder is studied in this paper. A no-flow underfill material named "fluxing underfill" is proposed for a simplified stacking process for the 3D IC integration. It can remove the oxide layer on solder bumps like flux and play a role of an underfill after the stacking process. The bumping process and the stacking process using the SBM and the fluxing underfill, respectively, for the TSV chips are carefully designed so that two-tier stacked TSV chips are sucessfully stacked.

A Study on Evaluation of Shear Strength for Pb-free Solder Joint with Ni-P/Au UBM (Ni-P/Au UBM을 갖는 Pb-free 솔더 접합부의 전단강도 평가에 관한 연구)

  • Cho, Seong-Keun;Yang, Sung-Mo;Yu, Hyo-Sun
    • Journal of the Korean Society of Manufacturing Technology Engineers
    • /
    • v.20 no.2
    • /
    • pp.187-192
    • /
    • 2011
  • UBM(Under Bump Metallurgy) is very important for successful realization of Flip-Chip technology. In this study, it is investigated the interfacial reactions between various Sn-Ag solder alloys and Ni-P/Au UBM and Cu plate finish. It is also evaluated the shear strength by using the micro shear-punch test method for Sn-37Pb alloy, binary and ternary alloys of environment-friendly Pb-free solder alloys which are applied in the electronic packages. In terms of interfacial microstructure, the Pb-free solder joints have thicker IMCs than the Sn-Pb solder joints. The thickness of IMC is related to Reflow time. The IMC has been observed to grow with the increase in Reflow time. As a result of the shear test, in case of Max. shear strength, Pb-free solder showed the highest strength value and Sn-37Pb showed the lowest strength value 10 be generally condition of Reflow time.