• Title/Summary/Keyword: 분기법

Search Result 182, Processing Time 0.034 seconds

An Experimental Study on the Prediction of Yield Load Using Ring Analysis Method in Circular Tubular X-Type Cross Sections (링해석법에 의한 X형 강관 격점부의 항복하중 예측에 관한 실험적 연구)

  • Park, Il Min;Na, Seon Hong
    • Journal of Korean Society of Steel Construction
    • /
    • v.11 no.1 s.38
    • /
    • pp.43-54
    • /
    • 1999
  • The divergence connection between steel circular tubes is widely used in such structures as factory facilities, steel circular hollow section truss, and off-shore tower. Steel circular hollow section (SCHS) have close section, and it makes their per-unit production expense higher than open sectioned products like L-shape, H-shape steels, but the sectional resistance of SCHS against vertical compression and torsion is very high. Despite the structural merits of SCHS, however, many engineers dislike to use them in their design because of uncertainty regarding the stress distribution and deformation behavior at their connections. Therefore, this thesis dealt with X-type connections, the most common forms of connection, and studied their load-deformation relationship. It observed how to show the load-deformation relationship at steel circular tube connections according to the diameter-thickness ratio (D/T) of the chord and diameter of branch-diameter of chord ratio (d/D) and suggested prediction yield load using by ring analysis method.

  • PDF

Efficient Methods for Reducing Clock Cycles in VHDL Model Verification (VHDL 모델 검증의 효율적인 시간단축 방법)

  • Kim, Kang-Chul
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.40 no.12
    • /
    • pp.39-45
    • /
    • 2003
  • Design verification of VHDL models is getting difficult and has become a critical and time-consuming process in hardware design. Recent]y the methods using Bayesian estimation and stopping rule have been introduced to verify behavioral models and to reduce clock cycles. This paper presents two strategies to reduce clock cycles when using stopping rule in a VHDL model verification. The first method is that a semi-random variable is defined and the data that stay in the range of semi-random variable are skipped when stopping rule is running. The second one is to keep the old values of parameters when phases of stopping rule are changed. 12 VHDL models are examined to observe the effectiveness of strategies, and the simulation results show that more than about 25% of clock cycles is reduced by using the two proposed strategies with 0.6% losses of branch coverage rate.

옵션에 대한 수치해법상의 초기값 불연속성 문제에 관한 연구

  • 김동석;변석준
    • Proceedings of the Korean Operations and Management Science Society Conference
    • /
    • 1998.10a
    • /
    • pp.97-100
    • /
    • 1998
  • 옵션의 가격을 계산하기 위한 수치해법은 크게 격자모형, 유한차분법, 그리고 몬테카를로 시뮬레이션의 세 가지로 분류된다. 유한차분법은 옵션가격함수가 만족하는 편미분 방정식의 모든 편도함수를 유한 차분식으로 근사하여 옵션을 평가하는 방법이다. 본 연구에서는 유한차분법을 이용하여 옵션을 평가 할 때 발생하는 가격계산 오차의 가장 큰 원인이 옵션 만기 손익구조(payoff)의 비선형성에 있음을 보인다. 특히, 옵션 시장에서 가장 거래가 많이 이루어지는 손익분기옵션(at the money option) 그리고 손익분기점에 가까운 옵션(around the money option)에서 가장 큰 오차가 발생함을 보인다. 또한 본 연구에서는 이러한 오차를 효율적으로 줄이기 위하여 행사가격 근처의 일부 구간에서만 구간점 사이의 간격을 변화시키는 수정된 유한차분법을 제시하고 오차의 크기와 계산의 효율성 측면에서 기존의 유한차분법과 비교·분석한다.

  • PDF

Efficient Strategies to Verify VHDL Model (VHDL 모델의 효율적인 검증 방법)

  • 김강철
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2003.05a
    • /
    • pp.526-529
    • /
    • 2003
  • This paper presents two strategies to refute clock cycles when using stopping rule in VHDL model verification. The first method is that a semi-random variable is defined and the data that stay in the range of semi-random variable are skipped when stopping rule is running. The second one is to keep the old values of parameters when phases are changed. 12 VHDL models are examined to observe the effectiveness of strategies.

  • PDF

Design for a Single-layer Feeder Waveguide Array using $\pi$-Junctions with the Inductive Wall (유도성 벽을 이용한 $\pi$ 분기형 일층구조 급전도파관 어레이의 설계)

  • 민경식;김광욱;김동철;임학규
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.12 no.2
    • /
    • pp.257-267
    • /
    • 2001
  • This paper presents a design for a single-layer feeder waveguide array using $\pi$-junctions with the inductive wall. The feed structure consists of a single waveguide placed on the same layer as radiating waveguide and is characterized by the unit divider, called a $\pi$-junction. This $\pi$-junction with an inductive wall splits part of the power into two branchs waveguide through one coupling window, and can excite densely arrayed waveguide at equal phase and amplitude. The power dividing characteristics of the cascade of $\pi$ -junctions are analyzed by Galerkin's method of moments. The numerical results show reasonable agreement with the experimental results. From the optimum simulation results based on the feeder waveguide using $\pi$-junction, we obtained the scattering matrices of the feeder divided power at 3.95 GHz.

  • PDF

Efficient Geometric Model Reconstruction using Contour Lines (외곽선을 이용한 효율적인 기하모델 재구성 기법)

  • Jung Hoe Sang;Kwon Koo Joo;Shin Byeong-Seok
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.32 no.8
    • /
    • pp.418-425
    • /
    • 2005
  • 3D surface reconstruction is to make the original geometry of 3D objects from 2D geometric information. Barequet's algorithm is well known and most widely used in surface reconstruction. It tiles matched regions first, then triangulates clefts using dynamic programming. However it takes considerably long processing time while manipulating complex model. Our method tiles a simple region that does not have branches along minimally distant vertex pairs at once. When there are branches, our method divides contour lines into a simple region and clefts. We propose a fast and simple method that calculates medial axes using a minimum distance in cleft region. Experimental results show that our method can produce accurate models than the previous method within short time.

Correction Method of High-precision Signal for Aircraft Automatic Test Equipment Using Least Squares Method (최소자승법을 이용한 비행체 자동점검장비의 고정밀 신호 보정 방안)

  • Lee, Seong-woo;Kim, Dong-hyouk;Kim, Seong-woo;Seo, Min-gi;Lee, Cheol-hoon
    • Journal of Advanced Navigation Technology
    • /
    • v.22 no.2
    • /
    • pp.64-69
    • /
    • 2018
  • Automatic test equipment for field maintenance of aircraft mounted equipment is effective for integrated design when operating a small number of aircraft for special purposes. The integrated automatic test equipment identifies commonly used interfaces and is used for branching or generating routes for each unit under test specific inspection. High-precision signals such as RTD, TC, and analog voltage can cause measurement errors due to conduction resistance during signal branching and connection when generating branches and paths. The measurement error caused by the resistance of the wire leads to a lot of restrictions in designing the equipment to be inspected. In this paper, we propose a method of calibrating highly accurate signals of an integrated automatic inspection equipment that minimizes measurement errors of analog voltage and high - precision signals.

The Multiple Branch Predictor Using Perceptrons (퍼셉트론을 이용한 다중 분기 예측법)

  • Lee, Jong-Bok
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.58 no.3
    • /
    • pp.621-626
    • /
    • 2009
  • This paper presents a multiple branch predictor using perceptrons. The key idea is to apply neural networks to the multiple branch predictor. We describe our design and evaluate it with the SPEC 2000 integer benchmarks. Our predictor achieves increased accuracy than the Bi-Mode and the YAGS multiple branch predictor with the same hardware cost.

Analysis of the PN diode circuit under the transient condition with 2-dimensional mixed mode device-circuit simulator (2차원 혼합모드 소자-회로 시뮬레이터에 의한 PN 다이오드 회로의 과도상태 해석)

  • 이원호;이은구;김태한;김철성
    • Proceedings of the IEEK Conference
    • /
    • 1998.06a
    • /
    • pp.359-362
    • /
    • 1998
  • 2차원 혼합 모드 소자-회로 시뮬레이터를 이용한 과도상태 해석의 알고리즘을 제시한다. 1변수 muller 및 regular falsi법을 회로의 절점 전압과 분기(branch) 전류를 계산하는데 적용하였다. 제안된 알고리즘의 정확도와 유호성을 검증하기 위해 PN 다이오드의 양극(anode)에 저항이 직렬로 연결된 회로의 모의실험을 수행한 결과, MEDICI의 모의실험 결과에 비해 과도상태에서 전류 및 전압 특성은 각각 0.06%, 0.2% 오차 범위 한도 내에서 일치함을 보였다.

  • PDF

Computations of bifurcating modes due to the stability change of normal modes (정규모드의 안정성 변화에 따른 분기모우드의 계산법)

  • Pak, Chol-Hui
    • Proceedings of the Korean Society for Noise and Vibration Engineering Conference
    • /
    • 2000.06a
    • /
    • pp.435-440
    • /
    • 2000
  • It is shown, in nonlinear two-degree-of freedom system, that the bifurcating modes are created by the stability changes of normal modes. There are four types of stability criterion, each of which gives rise to a distinct functional form of bifurcating modes; the bifurcating mode is born in the form of eigenfunction through which the stability is changed. Then a procedure is formulated to compute the bifurcating mode by the method of harmonic balance. Application of bifurcating mode to forced vibrations is introduced.

  • PDF