• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 1999년도 춘계학술대회 논문집
• /
• pp.677-680
• /
• 1999

Rapid developing automation technology enhances the need of sensors. Among many materials, silicon has the advantages of electrical and mechanical property, Single-crystalline silicon has different piezoresistivity on 야fferent directions and a current leakage at elevated temperature, but poly-crystalline silicon has the possibility of controling resistivity using dopping ions, and operation at high temperature, which is grown on insulating layers. Each wafer has slightly different thicknesses that make difficult to obtain the precisely same thickness of a diaphragm. This paper deals with the fabrication process to make poly-crystalline silicon based pressure sensors which includes diaphragm thickness and wet-etching techniques for each layer. Diaphragms of the same thickness can be fabricated consisting of deposited layers by silicon bulk etching. HF etches silicon nitride, HNO$_3$+HF does poly -crystalline silicon at room temperature very fast. Whereas ethylenediamice based etchant is used to etch silicon at 11$0^{\circ}C$ slowly.

• 통합자연과학논문집
• /
• 제3권4호
• /
• pp.206-209
• /
• 2010

As the etching time is varied, the change of thickness of the porous silicon layers was successfully investigated. The thickness of the PSi layer as a function of anodization time for a p-type substrate that is etched at a constant current density of 50 $mA/cm^2$ in a 35% hydrofluoric acid solution shows a linear relationship between the etching time and the thickness of the PSi layer.

• 반도체디스플레이기술학회지
• /
• 제2권2호
• /
• pp.9-15
• /
• 2003

This paper proposes a thickness measurement method of silicon-oxide and poly-silicon film deposited on 12" silicon wafer for spin etcher. Halogen lamp is used as a light source for generating a wide-band spectrum, which is guided and focused on the wafer surface through a optical fiber cable. Interference signal from the film is detected by optical sensor to determine the thickness of the film using spectrum analysis and several signal processing techniques including curve-fitting and adaptive filtering. Test wafers with three kinds of priori-known films, polysilicon(300 nm), silicon-oxide(500 nm) and silicon-oxide(600 nm), are measured while the wafer is spinning at 20 Hz and DI water flowing on the wafer surface. From experiment results the algorithm presented in the paper is proved to be effective with accuracy of maximum 0.8% error.rror.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2009년도 추계학술대회 논문집
• /
• pp.39-39
• /
• 2009

We fabricated p-channel TFTs based on poly Silicon. The 35nm thickness silicon dioxide layer structure got higher $I_{on}/I_{off}$ ratio, field-effect Mobility and output current than 10nm thickness. And 35nm layer showed low leakage current and threshold voltage. So, 35nm thickness silicon dioxide layer TFTs are faster reaction speed and lower power consumption than 10nm thickness.

• Journal of Electrical Engineering and Technology
• /
• 제9권6호
• /
• pp.2079-2088
• /
• 2014

In this paper, we propose new physically based threshold voltage models for short channel Surrounding Gate Silicon Nanowire Transistor with two different geometries. The model explores the impact of various device parameters like silicon film thickness, film height, film width, gate oxide thickness, and drain bias on the threshold voltage behavior of a cylindrical surrounding gate and rectangular surrounding gate nanowire MOSFET. Threshold voltage roll-off and DIBL characteristics of these devices are also studied. Proposed models are clearly validated by comparing the simulations with the TCAD simulation for a wide range of device geometries.

• 통합자연과학논문집
• /
• 제4권1호
• /
• pp.1-6
• /
• 2011

The properties of porous silicon, such as substrate properties, porosity, thickness, refractive index, surface area, and optical properties of porous silicon were reviewed. Some properties, such as porosity, refractive index, thickness, pore diameter, multi-structures, and optical properties, are strongly dependent on the anodization process parameters. These parameters include HF concentration, current density, anodization time, and silicon wafer type and resistivity.

• 마이크로전자및패키징학회지
• /
• 제18권1호
• /
• pp.15-21
• /
• 2011

전자기기의 고집적화를 위해 실리콘 웨이퍼의 두께가 점점 얇아지고 있으며 이로 인해 제조공정 중 균열이나 파손이 발생할 가능성이 높아지고 있다. 본 연구에서는 300 ${\mu}m$~100 ${\mu}m$ 두께의 반도체용 단결정 실리콘 웨이퍼의 파단 강도 및 파괴특성을 평가하였다. 기계적 연마를 통해 두께 (300, 200, 180, 160, 150, 100 ${\mu}m$)가 다른 실리콘 웨이퍼를 준비하였다. 하나의 웨이퍼에서 40개의 실리콘 다이(크기 : 62.5 mm${\times}$4 mm)를 얻어 4점 굽힘시험을 통해 평균 강도값을 구하였다. 강도분포의 통계적 해석을 위해 와이블 선도를 이용하여 형상인자(와이블 계수)와 크기인자(확률적 파괴강도)를 얻었다. 취성 실리콘 다이의 시편 크기(두께)효과와 파단 확률이 고려된 통계적 파단강도 값을 실리콘 다이 두께의 함수로 얻었다. 관찰된 파괴양상을 측정된 파단강도와 관련하여 고찰하였다.

• 한국신재생에너지학회:학술대회논문집
• /
• 한국신재생에너지학회 2011년도 춘계학술대회 초록집
• /
• pp.112.1-112.1
• /
• 2011

The back contact solar cell (BCSC) has several advantages compared to the conventional solar cell since it can reduce grid shadowing loss and contact resistance between the electrode and the silicon substrate. This paper presents the effect of the surface texturing of the silicon BCSC by varying the texturing depth or the texturing gap in the commercially available simulation software, ATHENA and ATLAS of the company SILVACO. The texturing depth was varied from $5{\mu}m$ to $150{\mu}m$ and the texturing gap was varied from $1{\mu}m$ to $100{\mu}m$ in the simulation. The resulting efficiency of the silicon BCSC was evaluated depending on the texturing condition. The quantum efficiency and the I-V curve of the designed silicon BCSC was also obtained for the analysis since they are closely related with the solar cell efficiency. Other parameters of the simulated silicon BCSC are as follows. The substrate was an n-type silicon, which was doped with phosphorous at $6{\times}10^{15}cm^{-3}$, and its thickness was $180{\mu}m$, a typical thickness of commercial solar cell substrate thickness. The back surface field (BSF) was $1{\times}10^{20}\;cm^{-3}$ and the doping concentration of a boron doped emitter was $8.5{\times}10^{19}\;cm^{-3}$. The pitch of the silicon BCSC was $1250{\mu}m$ and the anti-reflection coating (ARC) SiN thickness was $0.079{\mu}m$. It was assumed that the texturing was anisotropic etching of crystalline silicon, resulting in texturing angle of 54.7 degrees. The best efficiency was 25.6264% when texturing depth was $50{\mu}m$ with zero texturing gap in case of low texturing depth (< $100{\mu}m$).

• 열처리공학회지
• /
• 제26권4호
• /
• pp.178-184
• /
• 2013

The effects of thickness and surface grinding condition on the fracture strength of Si wafer with a thickness under $100{\mu}m$ were investigated. Fracture strength was measured by ball breaker test for about 330 dies (size: $4mm{\times}4mm$) per each wafer. For statistical analysis of the fracture strength, scale factor was determined from Weibull plot. Ball breaker fracture strength was observed to increase with decreasing thickness of silicon die. For the silicon dies of different surface conditions, ball breaker fracture strength was high in the order of polished, ground (#4800), and ground (#320 grit) specimen. Probabilistic fracture strength (i.e., scale factor) increased with decreasing surface roughness of silicon die.

• International Journal of Precision Engineering and Manufacturing
• /
• 제5권1호
• /
• pp.13-18
• /
• 2004

In precision mechanical components that experience sliding, it is important to reduce the friction to minimize surface damage. Particularly, new lubrication methods are needed to reduce friction in silicon based micro-systems applications. In this work, the tribological characteristics of PFPE (Perfluoropolyether) Zdol lubricant on silicon were investigated based on the thickness of the film. The lubricant was coated on silicon wafer specimens by the dip coating method. It was shown that the friction coefficient as well as stiction decreased as the thickness of the film increased. The results of this work may be applied to improve the tribological performance of silicon based micro-system components.