• Title/Summary/Keyword: hot carrier effect

Search Result 140, Processing Time 0.028 seconds

Characteristics of NMOS Transistors with Phosphorus Source/Drain Formed by Rapid Thermal Diffusion (고속 열확산 공정에 의해 형성된 Phosphorus Source/Drain을 갖는 NMOS 트랜지스터의 특성)

  • 조병진;김정규;김충기
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.27 no.9
    • /
    • pp.1409-1418
    • /
    • 1990
  • Characteristics of NMOS transistors with phosphorus source/drain junctions formed by two-step rapid thermal diffusion (RTD) process using a solid diffusion source have been investigated. Phosphorus profiles after RTD were measured by SIMS analysis. In the case of 1100\ulcorner, 10sec RTD of, P, the specific contact resistance of n+ Si-Al was 2.4x10**-7 \ulcorner-cm\ulcorner which is 1/5 of the As junction The comparison fo P junction devices formed by RTD and conventional As junction devices shows that both short channel effect and hot carrier effect of P junction devices are smaller than those of As junction devices when the devices have same junction depths. P junction device had maximum of 0.4 times lower Isub/Id than As junction device. Characteristics of P junction formed by several different RTD conditions have been compared and 1000\ulcorner RTD sample had the smaller hot carrier generation. Also, it has been shown that the hot carrier generation can be futher reduced by forming the P junctions by 3-step RTD which has RTO-driven-in process additionally.

  • PDF

GOLDD 구조를 갖는 LTPS TFT 소자의 전기적 특성 비교분석

  • Kim, Min-Gyu;Jo, Jae-Hyeon;Lee, Jun-Sin
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2009.11a
    • /
    • pp.40-40
    • /
    • 2009
  • The electrical characteristic of the conventional self-aligned polycrystalline silicon (poly-Si) TFTs are known to present several undesired effects such as large leakage current, kink effect and hot-carrier effects. In this paper, LTPS TFTs with different GOLDD length were fabricated and investigated the effect of the GOLDD. GOLDD length of 1, 1.5 and $2{\mu}m$ were used, while the thickness of the gate dielectrics($SiN_x/SiO_2$) was fixed at 65nm(40nm/25nm). The electrical characteristics show that the kink effect is reduced at the LTPS TFTs, and degradation from the hot-carrier effect was also decreased by increasing GOLDD length.

  • PDF

Growth and electrical properties for $AgGaSe_2$ epilayers by hot wall epitaxy (Hot Wall Epitaxy(HWE)법에 의한 $AgGaSe_2$ 단결정 박막 성장과 전기적 특성)

  • Park, Chang-Sun;Hong, Kwang-Joon
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2008.11a
    • /
    • pp.96-97
    • /
    • 2008
  • Single crystal $AgGaSe_2$ layers were grown on thoroughly etched semi-insulating GaAs(100) substrate at 420 $^{\circ}C$ with hot wall epitaxy (HWE) system by evaporating $AgGaSe_2$ source at 630 $^{\circ}C$. The crystalline structure of the single crystal thin films was investigated by the photoluminescence and double crystal X-ray diffraction (DCXD). The carrier density and mobility of single crystal $AgGaSe_2$ thin films measured with Hall effect by van def Pauw method are $9.24\times10^{16}cm^{-3}$ and 295 $cm^2/V{\cdot}s$ at 293 K, respectively.

  • PDF

Electrical properties for $ZnIn_2S_4$ epilayers grown by Hot Wall Epitaxy (Hot Wall Epitaxy (HWE)법에 의해 성장된 $ZnIn_2S_4$ 에피레이어의 전기적 특성)

  • Lee, Sang-Youl;Hong, Kwang-Joon
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2008.11a
    • /
    • pp.143-144
    • /
    • 2008
  • Single crystal $ZnIn_2S_4$ layers were grown on a thoroughly etched semi-insulating GaAs(100) substrate at $450^{\circ}C$ with the hot wall epitaxy (HWE) system by evaporating the polycrystal source of $ZnIn_2S_4$ at $610^{\circ}C$ prepared from horizontal electric furnace. The crystalline structure of the single crystal thin films was investigated by the photoluminescence and double crystal X-ray diffraction (DCXD). The carrier density and mobility of single crystal $ZnIn_2S_4$ thin films measured with Hall effect by van der Pauw method are $8.51\times10^{17}$ electron/$cm^{-3}$, 291 $cm^2$/v-s at 293 K, respectively.

  • PDF

A Study on the Hot Carrier Effect Improvement by HLDBD (High-temperature Low pressure Dielectric Buffered Deposition)

  • Lee, Yong-Hui;Kim, Hyeon-Ho;Woo, Kyong-Whan;Kim, Hyeon-Ki;Yi, Jae-Young;Yi, Cheon-Hee
    • Proceedings of the IEEK Conference
    • /
    • 2002.07b
    • /
    • pp.1042-1045
    • /
    • 2002
  • The scaling of device dimension and supply voltage with high performance and reliability has been the main subject in the evolution of VLSI technology, The MOSFET structures become susceptible to high field related reliability problems such as hot-electron induced device degradation and dielectric breakdown. HLDBD(HLD Buffered Deposition) is used to decrease junction electric field in this paper. Also we compared the hot carrier characteristics of HLDBD and conventional.

  • PDF

The Degradations of Effective Mobility in Surface Channel MOS Devices (표면 채널 모스 소자에서 유효 이동도의 열화)

  • 이용재;배지칠
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1996.05a
    • /
    • pp.51-54
    • /
    • 1996
  • This paper reports the studies of the inversion layer mobility in p-channel Si MOSFET's under hot-carrier degradated condition. The validity of relationship of hot carrier degradations between the surface effective mobility and field effect mobility and are examined. The effective mobility(${\mu}$$\_$eff/) is derived from the channel conductances, while the field-effect mobility(${\mu}$$\_$FE/) is obtained from the transconductance. The characteristics of mobility curves can be divided into the 3 parts of curves. It was reported that the mobility degradation is due to phonon scattering, coulombic scattering and surface roughness. We are measured the mobility slope in curves with DC-stress [V$\_$g/=-3.1v]. It was found that the mobility(${\mu}$$\_$eff/ and ${\mu}$$\_$FE/) of p-MOSFET's was increased by increasing stress time and decreasing channel length. Because of the increasing stress time and increasing V$\_$g/ is changed oxide reliability and increased vertical field.

  • PDF

Interface Passivation Properties of Crystalline Silicon Wafer Using Hydrogenated Amorphous Silicon Thin Film by Hot-Wire CVD (열선 CVD법으로 증착된 비정질 실리콘 박막과 결정질 실리콘 기판 계면의 passivation 특성 분석)

  • Kim, Chan-Seok;Jeong, Dae-Young;Song, Jun-Yong;Park, Sang-Hyun;Cho, Jun-Sik;Yoon, Kyoung-Hoon;Song, Jin-Soo;Kim, Dong-Hwan;Yi, Jun-Sin;Lee, Jeong-Chul
    • 한국신재생에너지학회:학술대회논문집
    • /
    • 2009.06a
    • /
    • pp.172-175
    • /
    • 2009
  • n-type crystalline silicon wafers were passivated with intrinsic a-Si:H thin films on both sides using HWCVD. Minority carrier lifetime measurement was used to verify interface passivation properties between a-Si:H thin film and crystalline Si wafer. Thin film interface characteristics were investigated depending on $H_2/SiH_4$ ratio and hot wire deposition temperature. Vacuum annealing were processed after deposition a-Si:H thin films on both sides to investigate thermal effects from post process steps. We noticed the effect of interface passivation properties according to $H_2/SiH_4$ ratio and hot wire deposition temperature, and we had maximum point of minority carrier lifetime at H2/SiH4 10 ratio and $1600^{\circ}C$ wire temperature.

  • PDF

Device Characteristics and Hot Carrier Lifetime Characteristics Shift Analysis by Carbon Implant used for Vth Adjustment

  • Mun, Seong-Yeol;Kang, Seong-Jun;Joung, Yang-Hee
    • Journal of information and communication convergence engineering
    • /
    • v.11 no.4
    • /
    • pp.288-292
    • /
    • 2013
  • In this paper, a carbon implant is investigated in detail from the perspectives of performance advantages and side effects for the thick n-type metal-oxide-semiconductor field-effect transistor (n-MOSFET). Threshold voltage ($V_{th}$) adjustment using a carbon implant significantly improves the $V_{th}$ mismatch performance in a thick (3.3-V) n-MOS transistor. It has been reported that a bad mismatch occurs particularly in the case of 0.11-${\mu}m$ $V_{th}$ node technology. This paper investigates a carbon implant process as a promising candidate for the optimal $V_{th}$ roll-off curve. The carbon implant makes the $V_{th}$ roll-off curve perfectly flat, which is explained in detail. Further, the mechanism of hot carrier injection lifetime degradation by the carbon implant is investigated, and new process integration involving the addition of a nitrogen implant in the lightly doped drain process is offered as its solution. This paper presents the critical side effects, such as Isub increases and device performance shifts caused by the carbon implant and suggests an efficient method to avoid these issues.

A Study on Characteristics of Wet Oxide Gate and Nitride Oxide Gate for Fabrication of NMOSFET (NMOSFET의 제조를 위한 습식산화막과 질화산화막 특성에 관한 연구)

  • Kim, Hwan-Seog;Yi, Cheon-Hee
    • The KIPS Transactions:PartA
    • /
    • v.15A no.4
    • /
    • pp.211-216
    • /
    • 2008
  • In this paper we fabricated and measured the $0.26{\mu}m$ NMOSFET with wet gate oxide and nitride oxide gate to compare that the charateristics of hot carrier effect, charge to breakdown, transistor Id_Vg curve, charge trapping, and SILC(Stress Induced Leakage Current) using the HP4145 device tester. As a result we find that the characteristics of nitride oxide gate device better than wet gate oxide device, especially hot carrier lifetime(nitride oxide gate device satisfied 30 years, but the lifetime of wet gate oxide was only 0.1 year), variation of Vg, charge to breakdown, electric field simulation and charge trapping etc.

DOPING EFFICIENCIES OF OXYGEN VACANCY AND SN DONOR FOR ITO AND InO THIN FILMS

  • Chihara, Koji;Honda, Shin-ichi;Watamori, Michio;Oura, Kenjiro
    • Journal of the Korean institute of surface engineering
    • /
    • v.29 no.6
    • /
    • pp.876-879
    • /
    • 1996
  • The effect of oxygen vacancy and Sn donor on carrier density for Indium Tin oxide (ITO) and Indium oxide (InO) films has been investigated. Hot-cathode Penning discharge sputtering (HC-PDS) in the mixed gasses of argon and oxygen was applied to fabricate the ITO and InO films. Density of oxygen vacancy was estimated using a high-energy ion beam technique. The electrical properties of the films such as resistivity, carrier density and mobility were estimated by Van der Pauw method. The doping efficiency of oxygen vacancy could be obtained from the relationship between oxygen vacancy and carrier density. The doping efficiency of oxygen vacancy for ITO films resulted in a quite small value. Comparing the doping efficiencies of ITO and InO films, the effect of Sn donor on carrier density was also discussed.

  • PDF