1 |
H. K. Jung, "Analysis of doping profile dependent threshold voltage for DGMOSFET using Gaussian function," Journal of Information and Communication Engineering, vol. 9, no. 3, pp. 310-314, 2011.
과학기술학회마을
DOI
ScienceOn
|
2 |
M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE Journal of Solid- State Circuits, vol. 24, no. 5, pp. 1433-1439, 1989.
DOI
ScienceOn
|
3 |
H. K. Jung, "Analysis of subthreshold characteristics for device parameter of DGMOSFET using Gaussian function," Journal of Information and Communication Engineering, vol. 9, no. 6, pp. 733-737, 2011.
과학기술학회마을
DOI
ScienceOn
|
4 |
I. Ban, M. C. Ozturk, and E. K. Demirlioglu, "Suppression of oxidation-enhanced boron diffusion in silicon by carbon implantation and characterization of MOSFET's with carbonimplanted channels," IEEE Transactions on Electron Devices, vol. 44, no. 9, pp. 1544-1551, 1997.
DOI
ScienceOn
|
5 |
S. Rizk, Y. M. Haddara, and A. Sibaja-Hernandez, "Modeling the suppression of boron diffusion in Si/SiGe due to carbon incorporation," Journal of Vacuum Science & Technology B Microelectronics and Nanometer Structures, vol. 24, no. 3, pp. 1365-1370, 2006.
DOI
ScienceOn
|
6 |
M. S. Carroll, C. L. Chang, J. C. Sturm, and T. Buyuklimanli, "Complete suppression of boron transient-enhanced diffusion and oxidation-enhanced diffusion in silicon using localized substitutional carbon incorporation," Applied Physics Letters, vol. 73, no. 25, pp. 3695-3697, 1998.
DOI
ScienceOn
|
7 |
E. Rotem, J. M. Shainline, and J. M. Xu, "Electrolumine-scence of nanopatterned silicon with carbon implantation and solid phase epitaxial regrowth," Optics Express, vol. 15, no. 21, pp. 14099-14106, 2007.
DOI
|
8 |
W. Lee, S. Lee, T. Ahn, and H. Hwang, "Degradation of hot carrier lifetime for narrow with MOSFET with shallow trench isolation," in Proceedings of the IEEE International Reliability Physics Symposium, San Diego: CA, pp. 259-262, 1999.
|
9 |
J. B. Johnson, T. B. Hook, and Y. M. Lee, "Analysis and modeling of threshold voltage mismatch for CMOS at 65nm and beyond," IEEE Electron Device Letters, vol. 29, no. 7, pp. 802-804, 2008.
DOI
ScienceOn
|
10 |
H. S. Park, K. S. Kim, S. J. Park, S. J. Oh, J. S. Lee, and H. S. Park, "Impact of profiled LDD structure on hot carrier degradation of NMOSFET's," in Proceedings of the 26th European Solid State Device Research Conference, Bologna, Italy, pp. 991-994, 1996.
|
11 |
C. F. Tan, J. G. Lee, L. W. Teo, C. Yin, G. Lin, E. Quek, and S. Chu, "A carbon co-implantation technique for formation of steep halo for nFET short channel effect improvement and performance boost," in Proceedings of the International Symposium on VLSI Technology, Systems and Applications, Hsinchu, Taiwan, pp. 32-33, 2008.
|