• Proceedings of the International Microelectronics And Packaging Society Conference
• /
• 2003.11a
• /
• pp.103-105
• /
• 2003

COG (Chip on Glass) technology using solder bump reflow has been investigated to attach IC chip directly on glass substrate of LCD panel. As It chip and LCD panel have to be heated to reflow temperature of the so]der bumps for COG bonding, it is necessary to use low-temperature solders to prevent the damage of liquid crystals of LCD panel. In this study, using the Sn-52In solder bumps of $40{\mu}m$ pitch size, solder joints between Si chip and glass substrate were made at temperature below $150^{\circ}C$. The contact resistance of the solder joint was $8.58m\Omega$, which was much lower than that of the joint made using the conventional ACF bonding technique. The Sn-52In solder joints with underfill showed excellent reliability at a hot humid environment.

• Journal of the Microelectronics and Packaging Society
• /
• v.20 no.2
• /
• pp.17-22
• /
• 2013

We investigated the optimum bonding conditions for thermo-compression bonding of electrodes between flexible printed circuit board(FPCB) and rigid printed circuit board(RPCB) with Sn-58Bi solder as interlayer. In order to figure out the optimum bonding conditions, peel test of FPCB/RPCB joint was conducted. The peel strength was affected by the bonding conditions, such as temperature and time. The fracture energies were calculated through F-x (Force-displacement) curve during peel test and the relationships between bonding conditions and fracture behaviors were investigated. The optimum condition for the thermo-compression bonding with Sn-58Bi solder was found to be temperature of $195^{\circ}C$ and time of 7 s.

• Journal of the Korean Society for Precision Engineering
• /
• v.29 no.5
• /
• pp.563-571
• /
• 2012

In 3D integration package using TSV technology, bonding is the core technology for stacking and interconnecting the chips or wafers. During bonding process, however, warpage and high stress are introduced, and will lead to the misalignment problem between two chips being bonded and failure of the chips. In this paper, a finite element approach is used to predict the warpages and stresses during the bonding process. In particular, in-plane deformation which directly affects the bonding misalignment is closely analyzed. Three types of bonding technology, which are Sn-Ag solder bonding, Cu-Cu direct bonding and SiO2 direct bonding, are compared. Numerical analysis indicates that warpage and stress are accumulated and become larger for each bonding step. In-plane deformation is much larger than out-of-plane deformation during bonding process. Cu-Cu bonding shows the largest warpage, while SiO2 direct bonding shows the smallest warpage. For stress, Sn-Ag solder bonding shows the largest stress, while Cu-Cu bonding shows the smallest. The stress is mainly concentrated at the interface between the via hole and silicon chip or via hole and bonding area. Misalignment induced during Cu-Cu and Sn-Ag solder bonding is equal to or larger than the size of via diameter, therefore should be reduced by lowering bonding temperature and proper selection of package materials.

• Journal of Welding and Joining
• /
• v.19 no.3
• /
• pp.311-316
• /
• 2001

This paper presents that the affecting factors to the solderability and initial reliability. It is the factor that the coefficient of thermal expansion between package and PCB(Printed Circuit Board), the quantity of solder paste and reflow condition, and Au thickness of the solder ball pad on polyimide tape. As the reflow soldering condition for 48 ${\mu}BGA$ is changed, it is estimated that the quantity of Au diffusion at eutectic Sn-Pb solder surface and initial bonding strength of eutectic Sn-Pb solder and lead free solder. It is the result that quantitative measurement of Au diffusion quantity is difficult, but the shear strength of eutectic Sn-Pb solder joint is 842 mN at first reflow and increases 879 mN at third reflow. The major failure mode in solder is judged solder fracture. So, Au diffusion quantity is more affected by reflow temperature than by the reflow times.

• Proceedings of the International Microelectronics And Packaging Society Conference
• /
• 2001.11a
• /
• pp.138-140
• /
• 2001

Fluxless flip chip bonding using plasma & ultrasonic wave was investigated in order to evaluate the effect of plasma & ultrasonic treatment on the bondability of the Sn-3.5wt%Ag solder bumped die to TSM-coated glass substrate. The $Ar+10%H_2plasma$ was effective in removing tin oxide on solder surface. The die shear strength of the plasma-treated Si-chip is higher than that of non-treated specimen but lower than that of specimen bonded with flux. The die shear strength with the bonding load at 25W ultrasonic power increased to 0.8N/bump for all bonding temperature but decreased above 1.0N/bump.

• Journal of the Microelectronics and Packaging Society
• /
• v.14 no.2 s.43
• /
• pp.49-57
• /
• 2007

Au-Sn solder alloy were deposited in multilayer and co-sputtered film by rf-magnetron sputter and the composition control and analysis were studied. For the alloy deposition condition, each components of Au or Sn were deposited separately. On the basis of pure Sn and Au deposition, the deposition condition for Au-Sn solder alloy were set up. As variables, the substrate temperature, the rf-power, and the thickness ratio were used for the optimum composition. For multilayer solder alloy, the roughness and the composition of solder alloy were controlled more accurately at the higher substrate temperature. In contrast, for co-sputtered solder, the substrate temperature influenced little to the composition, but the composition could be controlled easily by rf-power. In addition, the co-sputtered solder film mostly consisted of intermetallic compound, which formed during deposition. The compound were confirmed by XRD. Without flux during bonding of solder alloy film on leadframe, the adhesion strength were measured. The maximum shear stress was $330(N/mm^2)$ for multilayer solder with Au 10wt% and $460(N/mm^2)$ for co-sputtered solder with Au 5wt%.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.29 no.3
• /
• pp.152-158
• /
• 2016

The bonding characteristics of MLCCs (multi layer ceramic capacitor, C1608) lead-free solder (SAC305) joints were evaluated through thermal shock test ($-40^{\circ}C{\sim}125^{\circ}C$, total 1,800 cycle). After the test, IMCs( intermetallic compounds) growth and cracks were verified, also shear strengths were measured for degradation of solder joints. In addition, The thermal stress distributions at solder joints were analyzed to compare the solder joints changes before and after according to thermal shock test by FEA (finite elements analysis). We considered the effects of IMCs growth at solder joints. As results, the bonding characteristics degradation was occurred according to initial crack, crack propagations and thermal stress concentration at solder-IMCs interface, when the IMCs grown to solder inside.

• Journal of Welding and Joining
• /
• v.23 no.3
• /
• pp.61-67
• /
• 2005

Since lead (Pb)-free solders for electronics have higher melting points than that of eutectic Sn-Pb solder, they need higher soldering temperatures. In order to decrease the soldering temperature we tried to coat Sn-Bi layer on $Sn-3.5\%Ag$ solder by electroplating, which applies the mechanism of transient liquid phase bonding to soldering. During heating Bi will diffuse into the $Sn-3.5\%Ag$ solder and this results in decreasing soldering temperature. As bonding samples, the 1608 capacitor electroplated with Sn, and PCB, its surface was finished with electroless-plated Ni/Au, were selected. The $Sn-95.7\%Bi$ coated Sn-3.5Ag was supplied as a solder between the capacitor and PCB land. The samples were reflowed at $220^{\circ}C$, which was lower than that of normal reflow temperature, $240\~250^{\circ}C$, for the Pb-free. As experimental result, the joint of $Sn-95.7\%Bi$ coated Sn-3.5Ag showed high shear strength. In the as-reflowed state, the shear strength of the coated solder showed 58.8N, whereas those of commercial ones were 37.2N (Sn-37Pb), 31.4N (Sn-3Ag-0.5Cu), and 40.2N (Sn-8Zn-3Bi). After thermal shock of 1000 cycles between $-40^{\circ}C$ and $+125^{\circ}C$, shear strength of the coated solder showed 56.8N, whereas the previous commercial solders were in the range of 32.3N and 45.1N. As the microstructures, in the solder $Ag_3Sn$ intermetallic compound (IMC), and along the bonded interface $Ni_3Sn_4$ IMC were observed.

• Proceedings of the KWS Conference
• /
• 2003.05a
• /
• pp.224-227
• /
• 2003

The longitudinal thermosonic bonding method is investigated in this work for its application to the soldering process for electronic packaging. The effect of the ultrasonic is analyzed through lumped modeling, and the material properties of a viscoelastic model are measured experimentally. The thermosonic bonding method is verified by inserting the Cu pin and Au bump into solder block. As the solder thickness decreases, temperature of the solder is calculated to increase rapidly because of larger strain. Localized heating due to ultrasonic vibration is observed to melt the solder near the pin, which is adequate to the high density electronic package and Pb-free solder having high melting temperature.

• Korean Journal of Materials Research
• /
• v.17 no.3
• /
• pp.152-159
• /
• 2007

When the electronics are tested with thermal shock for Pb-free solder joint reliability, there are temperature conditions with use environment but number of cycles for test don't clearly exist. To obtain the long term reliability data, electronic companies have spent the cost and times. Therefore this studies show the test method and number of thermal shock cycles for evaluating the solder joint reliability of electronic components and also research bonding strength variation with formation and growth of intermetallic compounds (IMC). SMD (surface mount device) 3216 chip resistor and 44 pin QFP (quad flat package) was utilized for experiments and each components were soldered with Sn-40Pb and Sn-3.0 Ag-0.5 Cu solder on the FR-4 PCB(printed circuit board) using by reflow soldering process. To reliability evaluation, thermal shock test was conducted between $-40^{\circ}C\;and\;+125^{\circ}C$ for 2,000 cycles, 10 minute dwell time, respectively. Also we analyzed the IMCs of solder joint using by SEM and EDX. To compare with bonding strength, resistor and QFP were tested shear strength and $45^{\circ}$ lead pull strength, respectively. From these results, optimized number of cycles was proposed with variation of bonding strength under thermal shock.