• Title/Summary/Keyword: Schottky-barrier

Search Result 312, Processing Time 0.025 seconds

Structural Analysis of Low Temperature Processed Schottky Contacts to n-InGaAs (저온공정 n-InGaAs Schottky 접합의 구조적 특성)

  • 이홍주
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.14 no.7
    • /
    • pp.533-538
    • /
    • 2001
  • The barrier height is found to increase from 0.25 to 0.690 eV for Schottky contacts on n-InGaAs using deposition of Ag on a substrate cooled to 77K(LT). Surface analysis leads to an interface model for the LT diode in which there are oxide compounds of In:O and As:O between the metal and semiconductor, leading to behavior as a metal-insulator-semiconductor diode. The metal film deposited t LT has a finer and more uniform structure, as revealed by scanning electron microscopy and in situ metal layer resistance measurement. This increased uniformity is an additional reason for the barrier height improvement. In contrast, the diodes formed at room temperature exhibit poorer performance due to an unpassivated surface and non-uniform metal coverage on a microscopic level.

  • PDF

Effect of Double Schottky Barrier in Gallium-Zinc-Oxide Thin Film

  • Oh, Teresa
    • Transactions on Electrical and Electronic Materials
    • /
    • v.18 no.6
    • /
    • pp.323-329
    • /
    • 2017
  • This reports the electrical behavior, bonding structure and Schottky contact of gallium-zinc-oxide (GZO) thin film annealed at $100{\sim}400^{\circ}C$. The mobility of GZO with high density of PL spectra and crystal structure was also increased because of the structural matching between GZO and Si substrate of a crystal structure. However, the GZO annealed at $200^{\circ}C$ with an amorphous structure had the highest mobility as a result of a band to band tunneling effect. The mobility of GZO treated at low annealing temperatures under $200^{\circ}C$ increased at the GZO with an amorphous structure, but that at high temperatures over $200^{\circ}C$ also increased when it was the GZO of a crystal structure. The mobility of GZO with a Schottky barrier (SB) was mostly increased because of the effect of surface currents as well as the additional internal potential difference.

Modified Trench MOS Barrier Schottky (TMBS) Rectifier

  • Moon Jin-Woo;Choi Yearn-Ik;Chung Sang-Koo
    • KIEE International Transactions on Electrophysics and Applications
    • /
    • v.5C no.2
    • /
    • pp.58-62
    • /
    • 2005
  • A trench MOS barrier Schottky (TMBS) rectifier is proposed which utilizes the upper half of the trench sidewall as an active area. The proposed structure improves the forward voltage drop by 20$\%$ in comparison with the conventional one without degradation in breakdown voltage. An analytical model for the field distribution is given and compared with two-dimensional numerical simulations.

Modification of Schottky Barrier Properties of Ti/p-type InP Schottky Diode by Polyaniline (PANI) Organic Interlayer

  • Reddy, P.R. Sekhar;Janardhanam, V.;Jyothi, I.;Yuk, Shim-Hoon;Reddy, V. Rajagopal;Jeong, Jae-Chan;Lee, Sung-Nam;Choi, Chel-Jong
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.16 no.5
    • /
    • pp.664-674
    • /
    • 2016
  • The electrical properties of Ti/p-type InP Schottky diodes with and without polyaniline (PANI) interlayer was investigated using current-voltage (I-V) and capacitance-voltage (C-V) measurements. The barrier height of Ti/p-type InP Schottky diode with PANI interlayer was higher than that of the conventional Ti/p-type InP Schottky diode, implying that the organic interlayer influenced the space-charge region of the Ti/p-type InP Schottky junction. At higher voltages, the current transport was dominated by the trap free space-charge-limited current and trap-filled space-charge-limited current in Ti/p-type InP Schottky diode without and with PANI interlayer, respectively. The domination of trap filled space-charge-limited current in Ti/p-type InP Schottky diode with PANI interlayer could be associated with the traps originated from structural defects prevailing in organic PANI interlayer.

Characteristics of Nickel_Titanium Dual-Metal Schottky Contacts Formed by Over-Etching of Field Oxide on Ni/4H-SiC Field Plate Schottky Diode and Improvement of Process (Ni/4H-SiC Field Plate Schottky 다이오드 제작 시 과도 식각에 의해 형성된 Nickel_Titanium 이중 금속 Schottky 접합 특성과 공정 개선 연구)

  • Oh, Myeong-Sook;Lee, Jong-Ho;Kim, Dae-Hwan;Moon, Jeong-Hyun;Yim, Jeong-Hyuk;Lee, Do-Hyun;Kim, Hyeong-Joon
    • Korean Journal of Materials Research
    • /
    • v.19 no.1
    • /
    • pp.28-32
    • /
    • 2009
  • Silicon carbide (SiC) is a promising material for power device applications due to its wide band gap (3.26 eV for 4H-SiC), high critical electric field and excellent thermal conductivity. The Schottky barrier diode is the representative high-power device that is currently available commercially. A field plate edge-terminated 4H-SiC was fabricated using a lift-off process for opening the Schottky contacts. In this case, Ni/Ti dual-metal contacts were unintentionally formed at the edge of the Schottky contacts and resulted in the degradation of the electrical properties of the diodes. The breakdown voltage and Schottky barrier height (SBH, ${\Phi}_B$) was 107 V and 0.67 eV, respectively. To form homogeneous single-metal Ni/4H-SiC Schottky contacts, a deposition and etching method was employed, and the electrical properties of the diodes were improved. The modified SBDs showed enhanced electrical properties, as witnessed by a breakdown voltage of 635 V, a Schottky barrier height of ${\Phi}_B$=1.48 eV, an ideality factor of n=1.04 (close to one), a forward voltage drop of $V_F$=1.6 V, a specific on resistance of $R_{on}=2.1m{\Omega}-cm^2$ and a power loss of $P_L=79.6Wcm^{-2}$.

Electrical Characteristics and Deep Level Traps of 4H-SiC MPS Diodes with Different Barrier Heights (전위 장벽에 따른 4H-SiC MPS 소자의 전기적 특성과 깊은 준위 결함)

  • Byun, Dong-Wook;Lee, Hyung-Jin;Lee, Hee-Jae;Lee, Geon-Hee;Shin, Myeong-Cheol;Koo, Sang-Mo
    • Journal of IKEEE
    • /
    • v.26 no.2
    • /
    • pp.306-312
    • /
    • 2022
  • We investigated electrical properties and deep level traps in 4H-SiC merged PiN Schottky (MPS) diodes with different barrier heights by different PN ratios and metallization annealing temperatures. The barrier heights of MPS diodes were obtained in IV and CV characteristics. The leakage current increased with the lowering barrier height, resulting in 10 times larger current. Additionally, the deep level traps (Z1/2 and RD1/2) were revealed by deep level transient spectroscopy (DLTS) measurement in four MPS diodes. Based on DLTS results, the trap energy levels were found to be shallow level by 22~28% with lower barrier height It could confirm the dependence of the defect level and concentration determined by DLTS on the Schottky barrier height and may lead to incorrect results regarding deep level trap parameters with small barrier heights.

Electrical and Physical Characteristics of Nickel Silicide using Rare-Earth Metals (희토류 금속을 이용한 니켈 실리사이드의 전기 및 물리적 특성)

  • Lee, Won-Jae;Kim, Do-Woo;Kim, Yong-Jin;Jung, Soon-Yen;Wang, Jin-Suk
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.21 no.1
    • /
    • pp.29-34
    • /
    • 2008
  • In this paper, we investigated electrical and physical characteristics of nickel silicide using rare-earth metals(Er, Yb, Tb, Dy), Incorporated Ytterbium into Ni-silicide is proposed to reduce work function of Ni-silicide for nickel silicided schottky barrier diode (Ni-silicided SBD). Nickel silicide makes ohmic-contact or low schottky barrier height with p-type silicon because of similar work function (${\phi}_M$) in comparison with p-type silicon. However, high schottky barrier height is formed between Ni-silicide and p-type substrate by depositing thin ytterbium layer prior to Ni deposition. Even though the ytterbium is deposited below nickel, ternary phase $Yb_xN_{1-x}iSi$ is formed at the top and inner region of Ni-silicide, which is believed to result in reduction of work function about 0.15 - 0.38 eV.

Impact of Segregation Layer on Scalability and Analog/RF Performance of Nanoscale Schottky Barrier SOI MOSFET

  • Patil, Ganesh C.;Qureshi, S.
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.12 no.1
    • /
    • pp.66-74
    • /
    • 2012
  • In this paper, the impact of segregation layer density ($N_{DSL}$) and length ($L_{DSL}$) on scalability and analog/RF performance of dopant-segregated Schottky barrier (DSSB) SOI MOSFET has been investigated in sub-30 nm regime. It has been found that, although by increasing the $N_{DSL}$ the increased off-state leakage, short-channel effects and the parasitic capacitances limits the scalability, the reduced Schottky barrier width at source-to-channel interface improves the analog/RF figures of merit of this device. Moreover, although by reducing the $L_{DSL}$ the increased voltage drop across the underlap length reduces the drive current, the increased effective channel length improves the scalability of this device. Further, the gain-bandwidth product in a common-source amplifier based on optimized DSSB SOI MOSFET has improved by ~40% over an amplifier based on raised source/drain ultrathin-body SOI MOSFET. Thus, optimizing $N_{DSL}$ and $L_{DSL}$ of DSSB SOI MOSFET makes it a suitable candidate for future nanoscale analog/RF circuits.

Interface Trap Effects on the Output Characteristics of GaN Schottky Barrier MOSFET (GaN Schottky Barrier MOSFET의 출력 전류에 대한 계면 트랩의 영향)

  • Park, Byeong-Jun;Kim, Han-Sol;Hahm, Sung-Ho
    • Journal of Sensor Science and Technology
    • /
    • v.31 no.4
    • /
    • pp.271-277
    • /
    • 2022
  • We analyzed the effects of the interface trap on the output characteristics of an inversion mode n-channel GaN Schottky barrier (SB)-MOSFET based on the Nit distribution using TCAD simulation. As interface trap number density (Nit) increased, the threshold voltage increased while the drain current density decreased. Under Nit=5.0×1010 cm-2 condition, the threshold voltage was 3.2 V for VDS=1 V, and the drain current density reduced to 2.4 mA/mm relative to the non-trap condition. Regardless of the Nit distribution type, there was an increase in the subthreshold swing (SS) following an increase in Nit. Under U-shaped Nit distribution, it was confirmed that the SS varied depending on the gate voltage. The interface fixed charge (Qf) caused an shift in the threshold voltage and increased the off-state current collectively with the surface trap. In summary, GaN SB-MOSFET can be a building block for high power UV optoelectronic circuit provided the surface state is significantly reduced.