• Title/Summary/Keyword: Schottky Diode

Search Result 261, Processing Time 0.03 seconds

Temperature Dependence of Neutron Irradiated SiC Schottky Diode (중성자 조사된 SiC Schottky Diode의 온도 의존 특성)

  • Kim, Sung-Su;Koo, Sang-Mo
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.27 no.10
    • /
    • pp.618-622
    • /
    • 2014
  • The temperature dependent characteristics on the properties of SiC Schottky Diode has been investigated. In this study, the temperature dependent current-voltage characteristics of the SiC Schottky diode were measured in the range of 300 ~ 500 K. Divided into pre- and post- irradiated device was measured. The barrier height after irradiation device at 500 K increased 0.15 eV compared to 300 K, the barrier height of pre- neutron irradiated Schottky diode increased 0.07 eV. The effective barrier height after irradiation increased from 0.89 eV to 1.05 eV. And ideality factor of neutron irradiated Schottky diode at 500 K decreased 0.428 compared to 300 K, the ideality factor of pre- neutron irradiated Schottky diode decreased 0.354. Also, a slight positive shift in threshold voltage from 0.53 to 0.68 V. we analyzed the effective barrier height and ideality factor of SiC Schottky diode as function of temperature.

50V Power MOSFET with Improved Reverse Recovery Characteristics Using an Integrated Schottky Body Diode (Schottky Body Diode를 집적하여 향상된 Reverse Recovery 특성을 가지는 50V Power MOSFET)

  • Lee, Byung-Hwa;Cho, Doo-Hyung;Kim, Kwang-Soo
    • Journal of IKEEE
    • /
    • v.19 no.1
    • /
    • pp.94-100
    • /
    • 2015
  • In this paper, 50V power U-MOSFET which replace the body(PN) diode with Schottky is proposed. As already known, Schottky diode has the advantage of reduced reverse recovery loss than PN diode. Thus, the power MOSFET with integrated Schottky integrated can minimize the reverse recovery loss. The proposed Schottky body diode U-MOSFET(SU-MOS) shows reduction of reverse recovery loss with the same transfer, output characteristic and breakdown voltage. As a result, 21.09% reduction in peak reverse current, 7.68% reduction in reverse recovery time and 35% improvement in figure of merit(FOM) are observed when the Schottky width is $0.2{\mu}m$ and the Schottky barrier height is 0.8eV compared to conventional U-MOSFET(CU-MOS). The device characteristics are analyzed through the Synopsys Sentaurus TCAD tool.

A Novel Schottky Diode with the Self-Aligned Guard Ring (자기정렬된 Guard Ring을 갖는 새로운 쇼트키 다이오드)

  • 차승익;조영호;최연익
    • The Transactions of the Korean Institute of Electrical Engineers
    • /
    • v.41 no.5
    • /
    • pp.573-576
    • /
    • 1992
  • Novel A1-Si Schottky diodes with self-aligned guard rings have been proposed and fabricated using RIE(Reactive Ion Etch). The breakdown voltage of the Schottky diode with the guard ring has been drastically increased to 200V or more in comparison with 46V for the metal overlap Schottky diode.

  • PDF

GaAs Schottky Diode with Taper Field Plate (경사진 Field Plate 구조 GaAs 쇼트키 다이오드)

  • King, Sung-Lyong;Yang, Hoie-Yoon;Choi, Yearn-Ik
    • Proceedings of the KIEE Conference
    • /
    • 1997.07d
    • /
    • pp.1618-1620
    • /
    • 1997
  • A GaAs schottky diode with taper field plate is proposed to increase breakdown voltage. Breakdown voltage is calculated by device simulator MEDICI. The GaAs schottky diode with taper gate which has $5.7^{\circ}$ taper angle have shown 45% increase in the breakdown voltage compared with conventional field plate GaAs schottky diode.

  • PDF

Fabrication of a Au/Ni/Ti/3C-SiC Schottky Diode and its Characteristics for High-voltages (고내압용 Au/Ni/Ti/3C-SiC 쇼트키 다이오드의 제작과 그 특성)

  • Shim, Jae-Cheol;Chung, Gwiy-Sang
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.24 no.4
    • /
    • pp.261-265
    • /
    • 2011
  • This paper describes the fabrication and characteristics of a Au/Ni/Ti/3C-SiC Schottky diode with field plate (FP) edge termination. The Schottky contacts were annealed for 30 min at temperatures ranging from 0 to $800^{\circ}C$. At annealing temperature of $600^{\circ}C$, it showed an inhomogeneous Schottky barrier and had the best electrical characteristics. However, the annealing of $800^{\circ}C$ replaced it with ohmic behaviors because of the formation of many different types of nickel silicides. The fabricated Schottky diode had a breakdown voltage of 200 V, Schottky barrier height of 1.19 eV and worked normally even at $200^{\circ}C$.

Power Conversion Circuits using SiC Schottky Barrier Diode (SiC 다이오드를 이용한 전력변환회로)

  • Lee, Yoo-Shin;Oh, Duk-Jin;Kim, Hee-Jun
    • Proceedings of the KIEE Conference
    • /
    • 2001.10a
    • /
    • pp.192-195
    • /
    • 2001
  • In this report, we firstly have investigated the electrical characteristics of silicon carbide (SiC) schottky barrier diode and compared the characteristics to those of conventional Si diode through simulation and experiment. Secondly we have investigated the influence of two kinds of diodes to the power conversion circuit of the systems. From the investigation results it is verified that SiC schottky barrier diode is more superior to Si diode in thermal and reverse recovery, characteristics, which are the important factors in the size reduction and higher reliability of the systems. Finally though the experiment applied to PFC(Power Factor Correction) circuits, we precisely verified excellency to thermal characteristic of SiC schottky barrier diode any other diode.

  • PDF

Fabrication of Schottky diodes for RFID tag integration using Standard $0.18{\mu}m$ CMOS process (RFID tag 집적화를 위한 $0.18{\mu}m$ 표준 CMOS 공정을 이용한 쇼트키 다이오드의 제작)

  • Shim, Dong-Sik;Min, Young-hun
    • Proceedings of the IEEK Conference
    • /
    • 2006.06a
    • /
    • pp.591-592
    • /
    • 2006
  • Schottky diodes for Radio-frequency identification (RFID) tag integration on chip were designed and fabricated using Samsung electronics System LSI standard $0.18{\mu}m$ CMOS process. Schottky diodes were designed as interdigitated fingers array by CMOS layout design rule. 64 types of Schottky diode were designed and fabricated with the variation of finger width, length and numbers with a $0.6{\mu}m$ guard ring enclosing n-well. Titanium was used as Schottky contact metal to lower the Schottky barrier height. Barrier height of the fabricated Schottky diode was 0.57eV. DC current - voltage measurements showed that the fabricated Schottky diode had a good rectifying properties with a breakdown voltage of -9.15 V and a threshold voltage of 0.25 V.

  • PDF

Modification of Schottky Barrier Properties of Ti/p-type InP Schottky Diode by Polyaniline (PANI) Organic Interlayer

  • Reddy, P.R. Sekhar;Janardhanam, V.;Jyothi, I.;Yuk, Shim-Hoon;Reddy, V. Rajagopal;Jeong, Jae-Chan;Lee, Sung-Nam;Choi, Chel-Jong
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.16 no.5
    • /
    • pp.664-674
    • /
    • 2016
  • The electrical properties of Ti/p-type InP Schottky diodes with and without polyaniline (PANI) interlayer was investigated using current-voltage (I-V) and capacitance-voltage (C-V) measurements. The barrier height of Ti/p-type InP Schottky diode with PANI interlayer was higher than that of the conventional Ti/p-type InP Schottky diode, implying that the organic interlayer influenced the space-charge region of the Ti/p-type InP Schottky junction. At higher voltages, the current transport was dominated by the trap free space-charge-limited current and trap-filled space-charge-limited current in Ti/p-type InP Schottky diode without and with PANI interlayer, respectively. The domination of trap filled space-charge-limited current in Ti/p-type InP Schottky diode with PANI interlayer could be associated with the traps originated from structural defects prevailing in organic PANI interlayer.

Fabrication and Characteristics of Schottky Diodes using the SDB(Silicon Direct Bonded) Wafer (SDB 웨이퍼를 사용한 쇼트키아이오드의 제작 및 특성)

  • 강병로;윤석남;최영호;최연익
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.31A no.1
    • /
    • pp.71-76
    • /
    • 1994
  • Schottky diodes have been fabricated using the SDB wafer, and their characteristics have been investigated. For comparison, conventional planar and etched most structure were made on the same substrate. The ideality factor and barrier height of the fabricated devices are found to be 1.03 and 0.77eV, respectively. Breakdown volttge of the etched mesa Schottky diode has been increased to 180V. whereas it is 90V for the planar diode. Schottky diode with an etched mesa exhibits twice improvement in breaktown voltage.

  • PDF

Characteristics of Schottky Diode and Schottky Barrier Metal-Oxide-Semiconductor Field-Effect Transistors

  • Jang, Moon-Gyu;Kim, Yark-Yeon;Jun, Myung-Sim;Lee, Seong-Jae
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.5 no.2
    • /
    • pp.69-76
    • /
    • 2005
  • Interface-trap density, lifetime and Schottky barrier height of erbium-silicided Schottky diode are evaluated using equivalent circuit method. The extracted interface trap density, lifetime and Schottky barrier height for hole are determined as $1.5{\times}10^{13} traps/cm^2$, 3.75 ms and 0.76 eV, respectively. The interface traps are efficiently cured by $N_2$ annealing. Based on the diode characteristics, various sizes of erbium- silicided/platinum-silicided n/p-type Schottky barrier metal-oxide-semiconductor field effect transistors (SB-MOSFETs) are manufactured from 20 m to 35nm. The manufactured SB-MOSFETs show excellent drain induced barrier lowering (DIBL) characteristics due to the existence of Schottky barrier between source and channel. DIBL and subthreshold swing characteristics are compatible with the ultimate scaling limit of double gate MOSFETs which shows the possible application of SB-MOSFETs in nanoscale regime.