• Title/Summary/Keyword: Multi level inverter

Search Result 188, Processing Time 0.024 seconds

A Pseudo-Random Carrier PWM Technique by Fixed Frequency Carrier Composition (고정 주파수의 캐리어 합성에 의한 준 랜덤 주파수 캐리어 PWM기법)

  • Kim, Jong-Nam;Jung, Young-Gook;Lim, Young-Cheol;Park, Sung-.Jun;Kim, Kwang-Heon
    • The Transactions of the Korean Institute of Electrical Engineers B
    • /
    • v.54 no.11
    • /
    • pp.547-552
    • /
    • 2005
  • This paper describes a pseudo-random carrier PW technique for the power converters. The proposed method generates a new pseudo-random carrier by randomly composing a carrier with fixed frequency and a carrier with opposition phase. To confirm the validity of the proposed method, a single-phase multi-level inverter was implemented and tested. The experimental results show that the output voltage and current harmonics spectra of an inverter have broadening effect of harmonics, as only simple composition of fixed frequency carries.

Multi-level Inverter for reducing of switching component (스위칭 수 저감을 위한 다중레벨 인버터)

  • Lee, I.H.;Song, S.G.;Lee, S.H.;Park, S.J.;Nam, H.G.;Chung, H.D.;Chang, Y.H.
    • Proceedings of the KIPE Conference
    • /
    • 2005.07a
    • /
    • pp.711-714
    • /
    • 2005
  • In this paper, we proposed the electric circuit using one common arm of H-Bridge Inverters to reduce the number of switching component in multi-level PWM inverter combined with H-Bridge Inverters and Transformers. and we proposed the switching method that can be same rate of usage at each transformer. Also, we tested the proposed prototype inverter to clarify the proposed electric circuit and reasonableness of control signal.

  • PDF

The DC-link Voltage Balancing of the Three-Level T-type Inverter Using the Predictive Control (예측제어를 이용한 T-형 3-레벨 인버터의 중성점 전압제어)

  • Kim, Tae-Hun;Lee, Woo-Cheol
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.65 no.2
    • /
    • pp.311-318
    • /
    • 2016
  • This paper is a study on the neutral point voltage balancing of the three-phase 3-level T-type inverter using the predictive control techniques. Recently, multi-level inverter has been attracting attention as the advantages such as efficiency improving and harmonic reduction. Especially, the T-type inverter topology is advantageous in low DC-link voltage. However, in case of the prediction control, it takes a lot of time, because there exist 27 voltage vectors and it has to be calculated according to the respective voltage vectors. Therefore, in this paper, we propose a method to implement predictive control techniques while reducing the operation time. In order to reduce the operation time, the predictive control is implemented by using the minimum voltage vector except for the unnecessary voltage vector. The result of the implemented predictive control is added to the SPWM by using the offset voltage. It was verified through simulation and experimental results.

A Multi-Stair Case Wave PWM Inverter by Complementary Transistor (상보형 트랜지스테에 희한 다단 계단파 PWN 인버터)

  • 정연택;이종수;이달해;배상준;백종현;배영호
    • The Transactions of the Korean Institute of Electrical Engineers
    • /
    • v.39 no.2
    • /
    • pp.157-163
    • /
    • 1990
  • The PWM inverter investigated in this paper utilizes a bridge type current sharing reactor circuit with tow pairs of complementary transistor at each phase. The driving signals for this inverter are 3 level PWM waves of W type an M type modulation, which are obtained from a microprocessor based on the switching time data obtained by switching position calculation of triangular and sine modulation wave. The output voltage waveforms of this inverter have 5 level phase voltage and 9 level line voltage of PWM. The harmonics of the output voltage are reduced to half when it is compared with single CTI, and the occurrence of harmonics is also reduced.

  • PDF

Voltage Dip Compensation Algorithm Using Multi-Level Inverter (멀티레벨 인버터의 순간정전 보상알고리즘에 관한 연구)

  • Yun, Hong-Min;Kim, Yong
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.27 no.12
    • /
    • pp.133-140
    • /
    • 2013
  • Cascaded H-Bridge multi-level inverters can be implemented through the series connection of single-phase modular power bridges. In recent years, multi-level inverters are becoming increasingly popular for high power applications due to its improved harmonic profile and increased power ratings. This paper presents a control method for balancing the dc-link voltage and ride-through enhancement, a modified pulse width-modulation Compensation algorithm of cascaded H-bridge multi-level inverters. During an under-voltage protection mechanism, causing the system to shut down within a few milliseconds after a power interruption in the main input sources. When a power interruption occurs finish, if the system is a large inertia restarting the load a long time is required. This paper suggests modifications in the control algorithm in order to improve the sag ride-through performance of ac inverter. The new proposed strategy recommends maintaining the DC-link voltage constant at the nominal value during a sag period, experimental results are presented.

New Double-Connected Multi-Step Inverter for SVC Applications (SVC적용을 위한 새로운 이중접속방식의 멀티스텝 인버터)

  • 양승욱;최세완;문건우;조정구
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.4 no.6
    • /
    • pp.547-553
    • /
    • 1999
  • A new multi-step voltage source inverter is proposed in this paper. The proposed scheme is composed of t the double-connected 12-step inverter with an auxiliary circuit. The auxiliary circuit includes two voltage d dividing capacitors, two switching devices and a low KV A autotransformer. The resultant system is shown to b be a 24-step inverter suitable for medium power level SVC applications in which the PWM method can not be e employed. A 36-step operation can also be 이)tained by the addition of a bidirectional switch to the ProlXlsed I inverter. The design parameters are derived from the analysis of voltages and currents by means of switching f functions. The validity of the proposed scheme is confirmed by the simulated and experimental results.

  • PDF

SVPWM Method for Multi-Level System with Reduced HDF (저감된 HDF를 갖는 멀티-레벨 인버터를 위한 새로운 SVPWM 기법)

  • 김동현
    • Proceedings of the KIPE Conference
    • /
    • 2000.07a
    • /
    • pp.343-346
    • /
    • 2000
  • In most inverter/converter applications SVPWM method is the preferred approach for it shows good characteristics in linear modulation range and waveform quality. in this paper we propose a new carrier based SVPWM method for multi-level system. First we survey the conventional carrier based SVPWM method and investigate the problem of the conventional one for the multi-level system with the focus on the switching frequency harmonic flux trajectories. Finally we propose a new carrier based SVPWM method that can reduce harmonic distortion. Simulation and experimental results are given for the verification of the proposed SVPWM method.

  • PDF

A Study on the Three Phase Multi-PAM Inverter using the one-chip Microcomputer for UPS. (원칩 마이크로 컴퓨터를 이용한 UPS용 3상 다중 PAM 인버터에 관한 연구)

  • 김성백;이종규
    • The Proceedings of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.3 no.2
    • /
    • pp.63-68
    • /
    • 1989
  • This paper discussed the Multi-PAM inverter for static power supply design. The controller part composed of one-chip microcomputer obtained control pattern simply. The configuration of termination part was composed of double bridge inverter and three-phase, three-winding transformer. The output waveforms using a controller and transformers synthesized the multi-PAM wave form by a voltage level of 22 steps per one-cycle. The output waveforms using the Low Pass Filter approximated to the sine wave.

  • PDF

Converter Utilization Ratio Enhancement in the THD Optimization of Cascaded H-Bridge 7-level Inverters

  • Khamooshi, Reza;Namadmalan, Alireza;Moghani, Javad Shokrollahi
    • Journal of Power Electronics
    • /
    • v.16 no.1
    • /
    • pp.173-181
    • /
    • 2016
  • In this paper, a new technique for harmonic optimization in cascaded H-bridge 7-level inverters is proposed. The suggested strategy is based on minimizing an objective function which simultaneously optimizes the converter utilization and Total Harmonic Distortion (THD). The Switch Utilization Ratio (SUR) is formulized for both the phase and line-line voltages of a 7-level inverter and is considered in the final objective functions. Based upon the SUR formula, utilization ratio enhancement will reduce the value of feeding DC links, which improves the efficiency and lifetime of the circuit components due to lower voltage stresses and losses. In order to achieve more effective solution in different modulation indices, it is assumed that the DC sources can be altered. Experimental validation is presented based on a three-phase 7-level inverter prototype.

High Efficiency H-Bridge Multilevel Inverter System Using Bidirectional Switches (양방향 스위치를 이용한 고효율 H-Bridge 멀티레벨 인버터 시스템)

  • Lee, Hwa-Chun;Hwang, Jung-Goo;Kim, Sun-Pil;Choi, Woo-Seok;Lee, Sang-Hyeok;Park, Seong-Mi;Park, Sung-Jun
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.28 no.10
    • /
    • pp.16-26
    • /
    • 2014
  • This paper proposes new 13-level inverter topology and DC/DC converter buck-boost structure topology for multilevel, compounding uni-directional and bi-directional switches, and proposes high-efficient multilevel inverter system in which the proposed two PCS(Power Conditioning System) was connected in series. In proposed multilevel inverter of forming a output 13-level phase voltage by using total 18 switching parts, Then bi-directional switch has a characteristic of reducing conduction loss and controlling the reactive power effectively by separating electrically from the neutral point. DC/DC converter for supplying in dependent 3 DC voltage to the proposed multi-level inverter generates 180-degree phase shifted PWM by the symmetrically combined structure of 2 buck-boost converter and twice switching frequency efficiency can be obtained, meanwhile, the converter can step up/down the output voltage and 20% output can be generated comparing the input voltage. This proposed system is verified with the simulation and laboratory test.