• Title/Summary/Keyword: Double gate

Search Result 375, Processing Time 0.034 seconds

Selection of Valves Susceptible to Pressure Locking and Thermal Binding (압력잠김 및 열고착 현상 발생가능 밸브의 선정)

  • Lee, Sung-No;An, Jin-Geun;Kim, Seoug-Beom
    • The KSFM Journal of Fluid Machinery
    • /
    • v.10 no.5
    • /
    • pp.20-26
    • /
    • 2007
  • Some gate valves are susceptible to pressure locking and thermal binding which prevent the safety function. The safety related gate valves susceptible to pressure locking and thermal binding shall be identified and taken preventive actions to ensure the safety function. The identification of the gate valves susceptible to pressure locking and thermal binding needs the evaluation of system design, valve and piping arrangement, test requirements, and operating conditions. Application of preventive methods should consider the system safety function, applicability, effectiveness, interface with system design, and cost. The selection procedure of valves susceptible to pressure locking and thermal binding can be effectively used in industry including nuclear power plants. In order to prevent the pressure locking, the hole can be drilled through the one disc of upstream side or down stream and the external equalizing line can be installed from bonnet to downstream or upstream. The double disc parallel seat valve type can be used instead of flexible wedge gate valve to prevent the thermal binding. The identification of gate valves susceptible to pressure locking and thermal binding, and preventive actions will meet the regulatory requirements and enhance the availability and safety of plants.

Effects of Temperature Stress on VFB Shifts of HfO2-SiO2 Double Gate Dielectrics Devices

  • Lee, Kyung-Su;Kim, Sang-Sub;Choi, Byoung-Deog
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2012.08a
    • /
    • pp.340-341
    • /
    • 2012
  • In this work, we investigated the effects of temperature stress on flatband voltage (VFB) shifts of HfO2-SiO2 double gate dielectrics devices. Fig. 1 shows a high frequency C-V of the device when a positive bias for 10 min and a subsequent negative bias for 10 min were applied at room temperature (300 K). Fig. 2 shows the corresponding plot when the same positive and negative biases were applied at a higher temperature (473.15 K). These measurements are based on the BTS (bias temperature stress) about mobile charge in the gate oxides. These results indicate that the positive bias stress makes no difference, whereas the negative bias stress produces a significant difference; that is, the VFB value increased from ${\Delta}0.51$ V (300 K, Fig. 1) to ${\Delta}14.45$ V (473.15 K, Fig. 2). To explain these differences, we propose a mechanism on the basis of oxygen vacancy in HfO2. It is well-known that the oxygen vacancy in the p-type MOS-Cap is located within 1 eV below the bottom of the HfO2 conduction band (Fig. 3). In addition, this oxygen vacancy can easily trap the electron. When heated at 473.15 K, the electron is excited to a higher energy level from the original level (Fig. 4). As a result, the electron has sufficient energy to readily cross over the oxide barrier. The probability of trap about oxygen vacancy becomes very higher at 473.15 K, and therefore the VFB shift value becomes considerably larger.

  • PDF

Analysis of short-shannel effect for doping concentration of DGMOSFET - On threshold Voltage (더블게이트MOSFET의 도핑농도에 따른 단채널 효과 분석 - 문턱전압을 중심으로)

  • Ko, Hyo-Geun;Han, Ji-Hyung;Jung, Hak-Kee
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2012.05a
    • /
    • pp.731-733
    • /
    • 2012
  • Because the Double gate MOSFET has two gates, it has more efficient on controling current than the exisiting MOSFET, and it can also decrease short channel effects in the nano-device. In this study, during the manufacturing the Double gate MOSFET, we will analyze the change of threshold voltage according to doping concentration that makes a significant impact on short channel effects. One of the structural factors that affect the threshold voltage on the Double gate MOSFET is the doping concentration, and it is very important device parameter. In this paper, we can find that the threshold voltage became larger when the doping concentration increased from $10^{15}cm^{-3}$ to $10^{19}cm^{-3}$.

  • PDF

Relation of Breakdown Voltage and Channel Doping Concentration of Sub-10 nm Double Gate MOSFET (10 nm 이하 DGMOSFET의 항복전압과 채널도핑농도의 관계)

  • Jung, Hakkee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.21 no.6
    • /
    • pp.1069-1074
    • /
    • 2017
  • Reduction of breakdown voltage is serious short channel effect (SCE) by shrink of channel length. The deviation of breakdown voltage for doping concentration is investigated with structural parameters of sub-10 nm double gate (DG) MOSFET in this paper. To analyze this, thermionic and tunneling current are derived from analytical potential distribution, and breakdown voltage is defined as drain voltage when the sum of two currents is $10{\mu}A$. As a result, breakdown voltage increases with increase of doping concentration. Breakdown voltage decreases by reduction of channel length. In order to solve this problem, it is found that silicon and oxide thicknesses should be kept very small. In particular, as contributions of tunneling current increases, breakdown voltage increases.

Dependence of Drain Induced Barrier Lowering for Doping Profile of Channel in Double Gate MOSFET (이중게이트 MOSFET에서 채널내 도핑분포에 대한 드레인유기장벽감소 의존성)

  • Jung, Hak-Kee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.15 no.9
    • /
    • pp.2000-2006
    • /
    • 2011
  • In this paper, the drain induced barrier lowering(DIBL) for doping distribution in the channel has been analyzed for double gate MOSFET(DGMOSFET). The DGMOSFET is extensively been studing because of adventages to be able to reduce the short channel effects(SCEs) to occur in convensional MOSFET. DIBL is SCE known as reduction of threshold voltage due to variation of energy band by high drain voltage. This DIBL has been analyzed for structural parameter and variation of channel doping profile for DGMOSFET. For this object, The analytical model of Poisson equation has been derived from Gaussian doping distribution for DGMOSFET. To verify potential and DIBL models based on this analytical Poisson's equation, the results have been compared with those of the numerical Poisson's equation, and DIBL for DGMOSFET has been investigated using this models.

Analysis of Drain Induced Barrier Lowering for Double Gate MOSFET Using Gaussian Distribution (가우스분포를 이용한 이중게이트 MOSFET의 드레인유기장벽감소 분석)

  • Jung, Hak-Kee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.16 no.2
    • /
    • pp.325-330
    • /
    • 2012
  • In this paper, drain induced barrier lowering(DIBL) has been analyzed as one of short channel effects occurred in double gate(DG) MOSFET to be next-generation devices. Since Gaussian function been used as carrier distribution for solving Poisson's equation to obtain analytical solution of potential distribution, we expect our results using this model agree with experimental results. DIBL has been investigated according to projected range and standard projected deviation as variables of Gaussian function, and channel structure and channel doping intensity as device parameter. Since the validity of this analytical potential distribution model derived from Poisson's equation has already been proved in previous papers, DIBL has been analyzed using this model. Resultly, DIBL has been greatly changed for channel structure and doping concentration.

Doping Profile Dependent Subthreshold Swing for Double Gate MOSFET (DGMOSFET에서 문턱전압이하 스윙의 도핑분포 의존성)

  • Jung, Hak-Kee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.15 no.8
    • /
    • pp.1764-1770
    • /
    • 2011
  • In this paper, the subthreshold swings for doping distribution in the channel have been analyzed in double gate MOSFET(DGMOSFET). The DGMOSFET is extensively been studying since it can lessen the short channel effects(SCEs) as next -generation nano device. The degradation of subthreshold swing(SS) known as SCEs has greatly influenced on application of digital devices, and has been analyzed for structural parameter and variation of channel doping profile in DGMOSFET. The analytical model of Poisson equation has been derived from nonuniform doping distribution for DGMOSFET. To verify potential and subthreshold swing model based on this analytical Poisson's equation, the results have been compared with those of the numerical Poisson's equation, and subthreshold swing for DGMOSFET has been analyzed using these models.

Relation of Threshold Voltage and Scaling Theory for Double Gate MOSFET (DGMOSFET의 문턱전압과 스켈링 이론의 관계)

  • Jung, Hak-Kee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.16 no.5
    • /
    • pp.982-988
    • /
    • 2012
  • This paper has presented the relation of scaling theory and threshold voltage of double gate(DG) MOSFET. In the case of conventional MOSFET, current and switching frequency have been analyzed based on scaling theory. To observe the possibility of application of scaling theory for threshold voltage of DGMOSFET, the change of threshold voltage has been observed and analyzed according to scaling theory. The analytical potential distribution of Poisson equation has been used, and this model has been already verified. To solve Poisson equation, charge distribution such as Gaussian function has been used. As a result, it has been observed that threshold voltage is grealty changed according to scaling factor and change rate of threshold voltages is traced for scaling of doping concentration in channel. This paper has explained for the best modified scaling theory reflected the influence of two gates as using weighting factor when scaling theory has been applied for channel length and channel thickness.

Drain Induced Barrier Lowering(DIBL) SPICE Model for Sub-10 nm Low Doped Double Gate MOSFET (10 nm 이하 저도핑 DGMOSFET의 SPICE용 DIBL 모델)

  • Jung, Hakkee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.21 no.8
    • /
    • pp.1465-1470
    • /
    • 2017
  • In conventional MOSFETs, the silicon thickness is always larger than inversion layer, so that the drain induced barrier lowering (DIBL) is expressed as a function of oxide thickness and channel length regardless of silicon thickness. However, since the silicon thickness is fully depleted in the sub-10 nm low doped double gate (DG) MOSFET, the conventional SPICE model for DIBL is no longer available. Therefore, we propose a novel DIBL SPICE model for DGMOSFETs. In order to analyze this, a thermionic emission and the tunneling current was obtained by the potential and WKB approximation. As a result, it was found that the DIBL was proportional to the sum of the top and bottom oxide thicknesses and the square of the silicon thickness, and inversely proportional to the third power of the channel length. Particularly, static feedback coefficient of SPICE parameter can be used between 1 and 2 as a reasonable parameter.

Design of Double-Conversion Down Mixer Using Single Half-LO Frequency at 2.3 GHz (2.3 GHz 대역에서 단일 Half-LO 주파수를 이용한 Double-Conversion Down Mixer 설계)

  • Kim Min-Seok;Moon Ju-Young;Yun Sang-Won
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.17 no.8 s.111
    • /
    • pp.719-724
    • /
    • 2006
  • In this paper, we designed the double conversion down mixer by using Half-LO frequency in 2.3 GHz band. The IF frequency is obtained by supplying two LO frequencies to HEMT in both gate type and resistive type. The proposed mixer uses Half-LO frequency the same way as conventional sub-harmonic mixers. However the proposed one uses fundamental component of Half-LO frequency in first stage instead of using second harmonic components of Half-LO frequency, and the IF frequency is obtained by resistive type mixer in second stage, thereby the proposed mixer can improve linearity in comparison with conventional active mixer. We can verify that the proposed mixer has an conversion loss of 5dBm and IIP3 of 16.25dBm by using 10 dBm Power.