1 |
A. Sahoo, P.Kumar and S. Mahapatra,"A Computationally Efficient Generalized Poisson Solution for Independent Double-Gate Transistors," IEEE Trans. Electron Devices, vol. 57, no.3, pp.632-636, 2010.
DOI
ScienceOn
|
2 |
P.K. Tiwari, S. Kumar, S. Mittal, V. Srivastava, U. Pandey and S. Jit, "A 2D Analytical Model of the Channel Potential and Threshold Voltage of Double-Gate(DG) MOSFETs with Vertical Gaussian Doping Profile," IMPACT-2009, pp.52-55, 2009.
|
3 |
A.S.Havaldar, G.Katti, N.DasGupta and A.DasGupta, "Subthreshold Current Model of FinFETs Based on Analytical Solution of 3-D Poisson's Equation," IEEE Trans. Electron Devices, vol. 53, no.4, pp.737-741, 2006.
DOI
ScienceOn
|
4 |
정학기, "이중게이트 MOSFET에서 채널내 도핑분포에 대한 드레인유기장벽감소 의존성", 한국해양정보통신 논문집, vol. 15, no. 9, pp.2000-2006, 2011.
과학기술학회마을
DOI
ScienceOn
|
5 |
H.K.Jung,"Analysis of Doping Profile Dependent Threshold Voltage for DGMOSFET Using Gaussian Function", International Journal of Maritime Information and Communication Sciences, vol.9, no.3, pp.310-314, 2011.
과학기술학회마을
DOI
ScienceOn
|
6 |
T.Ghani et al. "Scaling challenges and device design requirements for high performance sub 50nm gate length planar CMOS transistor," Proc. Symp. VLSI Technol., pp.174-175, 2000.
|
7 |
S.Dimitrijev, Principles of Semiconductor devices, 1st, Oxford Press, 2006.
|
8 |
S.Namana, S.Baishya and K.Koley," A Subthreshold Surface Potential Modeling of Drain/Source Edge Effect on Double Gate MOS Transistor," 2010 International Conference on Electronics and Information Engineering, vol. 1, pp.87-91, 2010.
|