• Title/Summary/Keyword: DNL cells

Search Result 14, Processing Time 0.03 seconds

Metformin Induces Lipogenesis and Apoptosis in H4IIE Hepatocellular Carcinoma Cells

  • Deokbae Park;Sookyoung Lee;Hyejin Boo
    • Development and Reproduction
    • /
    • v.27 no.2
    • /
    • pp.77-89
    • /
    • 2023
  • Metformin is the most widely used anti-diabetic drug that helps maintain normal blood glucose levels primarily by suppressing hepatic gluconeogenesis in type II diabetic patients. We previously found that metformin induces apoptotic death in H4IIE rat hepatocellular carcinoma cells. Despite its anti-diabetic roles, the effect of metformin on hepatic de novo lipogenesis (DNL) remains unclear. We investigated the effect of metformin on hepatic DNL and apoptotic cell death in H4IIE cells. Metformin treatment stimulated glucose consumption, lactate production, intracellular fat accumulation, and the expressions of lipogenic proteins. It also stimulated apoptosis but reduced autophagic responses. These metformin-induced changes were clearly reversed by compound C, an inhibitor of AMP-activated protein kinase (AMPK). Interestingly, metformin massively increased the production of reactive oxygen species (ROS), which was completely blocked by compound C. Metformin also stimulated the phosphorylation of p38 mitogen-activated protein kinase (p38MAPK). Finally, inhibition of p38MAPK mimicked the effects of compound C, and suppressed the metformin-induced fat accumulation and apoptosis. Taken together, metformin stimulates dysregulated glucose metabolism, intracellular fat accumulation, and apoptosis. Our findings suggest that metformin induces excessive glucose-induced DNL, oxidative stress by ROS generation, activation of AMPK and p38MAPK, suppression of autophagy, and ultimately apoptosis.

Dynamic Network Loading Model based on Moving Cell Theory (Moving Cell Theory를 이용한 동적 교통망 부하 모형의 개발)

  • 김현명
    • Journal of Korean Society of Transportation
    • /
    • v.20 no.5
    • /
    • pp.113-130
    • /
    • 2002
  • In this paper, we developed DNL(Dynamic Network Loading) model based on Moving cell theory to analyze the dynamic characteristics of traffic flow in congested network. In this paper vehicles entered into link at same interval would construct one cell, and the cells moved according to Cell following rule. In the past researches relating to DNL model a continuous single link is separated into two sections such as running section and queuing section to describe physical queue so that various dynamic states generated in real link are only simplified by running and queuing state. However, the approach has some difficulties in simulating various dynamic flow characteristics. To overcome these problems, we present Moving cell theory which is developed by combining Car following theory and Lagrangian method mainly using for the analysis of air pollutants dispersion. In Moving cell theory platoons are represented by cells and each cell is processed by Cell following theory. This type of simulation model is firstly presented by Cremer et al(1999). However they did not develop merging and diverging model because their model was applied to basic freeway section. Moreover they set the number of vehicles which can be included in one cell in one interval so this formulation cant apply to signalized intersection in urban network. To solve these difficulties we develop new approach using Moving cell theory and simulate traffic flow dynamics continuously by movement and state transition of the cells. The developed model are played on simple network including merging and diverging section and it shows improved abilities to describe flow dynamics comparing past DNL models.

Immunogic Study on the Effect of Gamidaegang-tang on Collagen II - Induced Arthritis in Mice (가미대강활탕(加味大羌活湯)이 Collagen II로 유발된 관절염 생쥐모델에 미치는 면역학적 연구)

  • Kim, Tae-Young;Oh, Min-Seok
    • Journal of Physiology & Pathology in Korean Medicine
    • /
    • v.23 no.5
    • /
    • pp.1095-1105
    • /
    • 2009
  • This study was carried out to know the immunological effect of GDGT on CIA(collagen induced arthritis) mice, a model of rheumatoid arthritis. For this purpose, GDGT was orally administerd to mice with arthritis induced by collagen II and then value of cytotoxicity on hFLSs and liver, the arthritis index, immunocyte in paw joint and DNL, rheumatoid factor (IgG and IgM), collagen II specific antibody in the serum were measured. The cytotoxicity were not shown on hFLSs and liver. The arthritis index decreased significantly after 3 week. In total cell counts of DLN and paw joint, there was a significant increase in DLN and significant decrease in paw joint. In DNL, $CD19^+$, $CD3^+$, $CD4^+$, $CD3^+/CD69^+$, $CD8^+$, $CD4^+/CD25^+$, $ CD3^+/CD49b^+$ cells increased significantly. In Paw joints, $CD3^+$, $ CD4^+$, $CD4^+/CD25^+$ cells decreased significantly. The level of serum IgG and IgM decreased significantly. The level of collagen II in the serum was decreased significantly. Marginal erosion, necrotic chodrocytes, cartilage and bone degradation were improved in histological section of paw joints. The results present significant immunological effect of GDGT on rats with arthritis induced by collgen II. So we expect that GDGT should be used as a effective drugs for not only rheumatoid arthritis but also another auto-immune disease.

Design and Implement of 50MHz 10 bits DAC based on double step Thermometer Code (50MHz 2단 온도계 디코더 방식을 사용한 10 bit DAC 설계)

  • Jung, Jun-Hee;Kim, Young-Sik
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.49 no.6
    • /
    • pp.18-24
    • /
    • 2012
  • This paper reports the test results of a 50MHz/s 10 bits DAC developed with $0.18{\mu}m$ CMOS process for the wireless sensor network application. The 10bits DAC, not likely a typical segmented type, has been designed as a current driving type with double step thermometer decoding architecture in which 10bits are divided into 6bits of MSB and 4bits of LSB. MSB 6bits are converted into 3 bits row thermal codes and 3 bits column thermal codes to control high current cells, and LSB 4 bits are also converted into thermal codes to control the lower current cells. The high and the lower current cells use the same cell size while a bias circuit has been designed to make the amount of lower unit current become 1/16 of high unit current. All thermal codes are synchronized with output latches to prevent glitches on the output signals. The test results show that the DAC consumes 4.3mA DC current with 3.3V DC supply for 2.2Vpp output at 50MHz clock. The linearity characteristics of DAC are the maximum SFDR of 62.02dB, maximum DNL of 0.37 LSB, and maximum INL of 0.67 LSB.

Design of a 12 Bit CMOS Current Cell Matrix D/A Converter (12비트 CMOS 전류 셀 매트릭스 D/A 변환기 설계)

  • Ryu, Ki-Hong;Yoon, Kwang-Sub
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.36C no.8
    • /
    • pp.10-21
    • /
    • 1999
  • This paper describes a 12bit CMOS current cell matrix D/A converter which shows a conversion rate of 65MHz and a power supply of 3.3V. Designed D/A converter utilizes current cell matrix structure with good monotonicity characteristic and fast settling time, and it is implemented by using the tree structure bias circuit, the symmetrical routing method with ground line and the cascode current switch to reduce the errors of the conventional D/A converter caused by a threshold voltage mismatch of current cells and a voltage drop of the ground line. The designed D/A converter was implemented with a $0.6{\mu}m$ CMOS n-well technology. The measured data shows a settling time of 20ns, a conversion rate of 50 MHz and a power dissipation of 35.6mW with a single power supply of 3.3V. The experimental SNR, DNL, and INL of the D/A converter is measured to be 55dB, ${\pm}0.5LSB$, and ${\pm}2LSB$, respectively.

  • PDF

A 125 MHz CMOS Phase-Locked Loop with 51-phase Output Clock (51-위상 출력 클럭을 가지는 125 MHz CMOS 위상 고정 루프)

  • Lee, Pil-Ho;Jang, Young-Chan
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2013.10a
    • /
    • pp.343-345
    • /
    • 2013
  • This paper describes a phase-locked loop (PLL) that generates a 51-phase clock with the operating frequency of 125MHz. To generate 51-phase clock with a frequency of 125 MHz, the proposed PLL uses three voltage controlled oscillators (VCOs) which are connected by resistors. Each VCO consists of 17 delay-cells. An resistor averaging scheme, which makes three VCOs to connect with each other, makes it possible to generates 51-phase clock of the same phase difference. The proposed PLL is designed by using 65 nm CMOS process with a 1.0 V supply. At the operating frequency of 125 MHz, the simulated DNL and peak-to-peak jitter are +0.0016/-0.0020 LSB and 1.07 ps, respectively. The area and power consumption of the implemented PLL are $290{\times}260{\mu}m^2$ and 2.5 mW, respectively.

  • PDF

A CMOS Phase-Locked Loop with 51-Phase Output Clock (51-위상 출력 클록을 가지는 CMOS 위상 고정 루프)

  • Lee, Pil-Ho;Jang, Young-Chan
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.18 no.2
    • /
    • pp.408-414
    • /
    • 2014
  • This paper proposes a charge-pump phase-locked loop (PLL) with 51-phase output clock of a 125 MHz target frequency. The proposed PLL uses three voltage controlled oscillators (VCOs) to generate 51-phase clock and increase of maximum operating frequency. The 17 delay-cells consists of each VCO, and a resistor averaging scheme which reduces the phase mismatch among 51-phase clock combines three VCOs. The proposed PLL uses a 65 nm 1-poly 9-metal CMOS process with 1.0 V supply. The simulated peak-to-peak 지터 of output clock is 0.82 ps at an operating frequency of 125 MHz. The differential non-linearity (DNL) and integral non-linearity (INL) of the 51-phase output clock are -0.013/+0.012 LSB and -0.033/+0.041 LSB, respectively. The operating frequency range is 15 to 210 MHz. The area and power consumption of the implemented PLL are $580{\times}160{\mu}m^2$ and 3.48 mW, respectively.

Design of A 10-Bit Data Driving Circuit for HDTV/XGA AMOLED Displays (HDTV/XGA AMOLED 디스플레이를 위한 10 비트 데이터 구동 회로의 설계)

  • Kim, Yong-Uk;Lee, Ju-Sang;Yu, Sang-Dae
    • Proceedings of the IEEK Conference
    • /
    • 2005.11a
    • /
    • pp.797-800
    • /
    • 2005
  • In this paper, the designed 10-bit current steering data driving circuit consists of bias circuits, shift registers, data and line latches, level shifters, and 10-bit D/A converters. This data driving circuit can improve image quality, driving speed, and can reduce process error, DNL error, and glitch noise. To reduce current cells, the 10-bit D/A converter was designed 3+3+4 hybrid type. As a result 49 current cells are decreased. The transient analysis shows that currents flows a few of mA in data line and the currents have 1024 gray levels of current values. Total circuits are designed for 10 ${\mu}s$ speed. Thus the designed 10-bit current steering data driving circuit can be usable in HDTV/XGA AMOLED displays. These data driving circuits are designed for 0.35 ${\mu}m$ CMOS process at 3.3 V and 18 V supply voltage and simulated with HSPICE..

  • PDF

Suppression of DNCB-induced Dermatitis in NC/Nga Murine Model by Yanghyulyoonbu-tang (NC/Nga 아토피 피부염 생쥐 모델에서의 양혈윤부탕(養血潤膚湯) 효과)

  • Park, Byung-Jun;Choi, Jeong-June;Kim, Soo-Myung;Lee, Yong-Koo
    • Journal of Physiology & Pathology in Korean Medicine
    • /
    • v.21 no.2
    • /
    • pp.392-398
    • /
    • 2007
  • Atopic dermatitis (AD) is a chronic inflammatory skin disease characterized by inflammatory cell infiltration in the skin. This study was performed to assess the therapeutic effects of YHYBT on the DNCB-induced dermatitis in NC/Nga mice, characterized by the onset of AD along with an increase the number of Th2 cells and dysregulation of inflammaroty mediators including cytokines and chemokines. YHYBT administration significantly reduced clinical dermatitis severity including pruritus, edema, eczematous and erythema. Histological findings indicated that the thickening of epidermis/dermis and dermal infiltration of inflammatory cells including mast cells were dramatically reduced. The suppression of dermatitis by YHYBT was accompanied by a decrease in the total number of immune cells in drained lymph node (DLN) and skin. Especially CD3+, CD4+ and CD3+CD69+ T cells in PBMC and DNL were greatly reduced. The level of IL-4 in CD3/CD28 activated splenocyte was downregulated, whereas that of IFN-'처리불가‘ was increased. Furthermore, the expression of eotaxin2 and CCR3 in skin were significanlty decreased. These data suggest that YHTBT may be effective therapeutic agents for the treatment of AD.

A 10b 100MS/s 0.13um CMOS D/A Converter Based on A Segmented Local Matching Technique (세그먼트 부분 정합 기법 기반의 10비트 100MS/s 0.13um CMOS D/A 변환기 설계)

  • Hwang, Tae-Ho;Kim, Cha-Dong;Choi, Hee-Cheol;Lee, Seung-Hoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.4
    • /
    • pp.62-68
    • /
    • 2010
  • This work proposes a 10b 100MS/s DAC based on a segmented local matching technique primarily for small chip area. The proposed DAC employing a segmented current-steering structure shows the required high linearity even with the small number of devices and demonstrates a fast settling behavior at resistive loads. The proposed segmented local matching technique reduces the number of current cells to be matched and the size of MOS transistors while a double-cascode topology of current cells achieves a high output impedance even with minimum sized devices. The prototype DAC implemented in a 0.13um CMOS technology occupies a die area of $0.13mm^2$ and drives a $50{\Omega}$ load resistor with a full-scale single output voltage of $1.0V_{p-p}$ at a 3.3V power supply. The measured DNL and INL are within 0.73LSB and 0.76LSB, respectively. The maximum measured SFDR is 58.6dB at a 100MS/s conversion rate.