1 |
K. Takinami, R. Strandberg, P. C. P. Liang, G. Le Grand de Mercey, T. Wong, and M. Hassibi, "A Distributed Oscillator Based All-Digital PLL With a 32-Phase Embedded Phase-to-Digital Converter," IEEE Journal of Solid-State Circuits, vol. 46, no. 11, pp. 2650-2660, Nov. 2011.
DOI
|
2 |
Y. Zheng and K. I. Shepard, "On-Chip Oscilloscopes for Noninvasive Time-Domain Measurement of Waveforms in Digital Integrated Circuits," IEEE Trans. VLSI Systems, pp. 336-344, Jun. 2003.
|
3 |
C. H. Heng and B. S. Song, "A 1.8GHz CMOS Fractional-N Frequency Synthesizer with Randomized Multi-Phase VCO," IEEE Custom Integrated Circuits Conference (CICC), pp. 427-430, May. 2002.
|
4 |
C. L. Ti, T. H. Liu, and T. H. Lin, "A low-jitter and precise multiphase delay-locked loop using shifted averaging VCDL," IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1728-1731, May. 2008.
|
5 |
Y. L. Lo, P. Y. Chou, H. H. Cheng, S. F. Tsai, and W. B. Yang, "An all-digital DLL with dual-loop control for multiphase clock generator," International Symposium on Integrated Circuits(ISIC), pp. 388-391, Dec. 2011.
|
6 |
H. C. Kang, K. H. Ryu, D. H. Lee, W. Lee, S. H. Kim, J. R. Choi, and S. O. Jung, "Process variation tolerant all-digital multiphase DLL for DDR3 interface," IEEE Custom Integrated Circuits Conference (CICC), pp. 1-4, Sep. 2010.
|
7 |
H. H. Chang, C. H. Sun, and S. I. Liu, "A 2.4-GHz Fractional-N PLL with a PFD/CP Linearization and an Improved CP Circuit," IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), vol. 1, pp. 434-505, Feb. 2003.
|
8 |
Y. S. Kim, S. J. Park, Y. S. Kim, D. B. Jang, S. W. Jeong, H. J. Park, and J. Y. Sim, "A 40-to-800MHz Locking Multi-Phase DLL," IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 306-605, Feb. 2007.
|
9 |
Y. Konno, K. Tomioka, Y. Aiba, K. Yamazoe, and B. S. Song, "A CMOS 1-16 speed DVD write channel IC," IEEE Journal of Solid-State Circuits, vol. 41, no. 3, pp. 642-650, Mar. 2006.
DOI
|
10 |
Y. S. Kim, S. K. Lee, H. J. Park, and J. Y. Sim, "A 110 MHz to 1.4 GHz Locking 40-Phase All-Digital DLL," IEEE Journal of Solid-State Circuits, vol. 46, no. 2, pp. 435-444, Feb. 2011.
DOI
|
11 |
S. Dosho, S. Sakiyama, N. Takeda, Y. Tokunaga, and T. Morie, "A PLL for a DVD-16 Write System with 63 Output Phases and 32ps Resolution," IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 2422-2431, Feb. 2006.
|
12 |
A. Matsumoto, S. Sakiyama, Y. Tokunaga, T. Morie, and S. Dosho, "A Design Method and Developments of a Low-Power and High-Resolution Multiphase Generation System," IEEE Journal of Solid-State Circuits, vol. 43, no. 4, pp. 831-843, Apr. 2008.
DOI
|