• Title/Summary/Keyword: Channel thickness

Search Result 555, Processing Time 0.029 seconds

A Study of the Dependence of Effective Schottky Barrier Height in Ni Silicide/n-Si on the Thickness of the Antimony Interlayer for High Performance n-channel MOSFETs

  • Lee, Horyeong;Li, Meng;Oh, Jungwoo;Lee, Hi-Deok
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.15 no.1
    • /
    • pp.41-47
    • /
    • 2015
  • In this paper, the effective electron Schottky barrier height (${\Phi}_{Bn}$) of the Ni silicide/n-silicon (100) interface was studied in accordance with different thicknesses of the antimony (Sb) interlayer for high performance n-channel MOSFETs. The Sb interlayers, varying its thickness from 2 nm to 10 nm, were deposited by radio frequency (RF) sputtering on lightly doped n-type Si (100), followed by the in situ deposition of Ni/TiN (15/10 nm). It is found that the sample with a thicker Sb interlayer shows stronger ohmic characteristics than the control sample without the Sb interlayer. These results show that the effective ${\Phi}_{Bn}$ is considerably lowered by the influence of the Sb interlayer. However, the current level difference between Schottky diodes fabricated with Sb/Ni/TiN (8/15/10 nm) and Sb/Ni/TiN (10/15/10 nm) structures is almost same. Therefore, considering the process time and cost, it can be said that the optimal thickness of the Sb interlayer is 8 nm. The effective ${\Phi}_{Bn}$ of 0.076 eV was achieved for the Schottky diode with Sb/Ni/TiN (8/15/10 nm) structure. Therefore, this technology is suitable for high performance n-channel MOSFETs.

A study on the device structure optimization of nano-scale MuGFETs (나노 스케일 MuGFET의 소자 구조 최적화에 관한 연구)

  • Lee Chi-Woo;Yun Serena;Yu Chong-Gun;Park Jong-Tae
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.4 s.346
    • /
    • pp.23-30
    • /
    • 2006
  • This paper describes the short-channel effect(SCE), corner effect of nano-scale MuGFETs(Multiple-Gate FETs) by three-dimensional simulation. We can extract the equivalent gate number of MuGFETs(Double-gate=2, Tri-gate=3, Pi-gate=3.14, Omega-gate=3.4, GAA=4) by threshold voltage model. Using the extracted gate number(n) we can calculate the natural length for each gate devices. We established a scaling theory for MuGFETs, which gives a optimization to avoid short channel effects for the device structure(silicon thickness, gate oxide thickness). It is observed that the comer effects decrease with the reduction of doping concentration and gate oxide thickness when the radius of curvature is larger than 17 % of the channel width.

A Preliminary Study on the Reused Channel-Type Lining Board with Corrosion-Damage (부식 강재 복공판의 재사용성 평가에 관한 기초적 연구)

  • Kim, In-Tae;Kim, Dong-Woo;Choi, Hyoung-Suk;Cheung, Jin-Hwan
    • Journal of the Korea institute for structural maintenance and inspection
    • /
    • v.13 no.4 s.56
    • /
    • pp.170-179
    • /
    • 2009
  • Channel-type lining board(CLB) is a welded steel structure used in the field of open cut subway excavation and building basement construction. Lining board is generally installed at the underground environment which is exposed to corrosion factors such as humidity, temperature and corrosive gases. This study evaluates reusability of the corroded lining board by experimental and analytical method. Static loading tests were performed to know serviceability of corroded CLB after checking thickness loss of the used CLB parts. Strain of the plates and middle point deflection was measured simultaneously. According to experimental test results and comparison with numerical analysis, the thickness loss of the plates by corrosion makes more vertical displacements and stresses in members under the DB vehicle load considering impact factor. As a result, this paper is proposed a way to evaluate used and corroded CLB by checking the plates thickness and it makes construction engineers easy to know optimal time to replace their old CLBs with new one.

Analysis of Subthreshold Swing for Channel Doping of Asymmetric Double Gate MOSFET (비대칭 이중게이트 MOSFET의 채널도핑에 따른 문턱전압이하 스윙 분석)

  • Jung, Hakkee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.18 no.3
    • /
    • pp.651-656
    • /
    • 2014
  • This paper analyzed the change of subthreshold swing for channel doping of asymmetric double gate(DG) MOSFET. The subthreshold swing is the factor to describe the decreasing rate of off current in the subthreshold region, and plays a very important role in application of digital circuits. Poisson's equation was used to analyze the subthreshold swing for asymmetric DGMOSFET. Asymmetric DGMOSFET could be fabricated with the different top and bottom gate oxide thickness and bias voltage unlike symmetric DGMOSFET. It is investigated in this paper how the doping in channel, gate oxide thickness and gate bias voltages for asymmetric DGMOSFET influenced on subthreshold swing. Gaussian function had been used as doping distribution in solving the Poisson's equation, and the change of subthreshold swing was observed for projected range and standard projected deviation used as parameters of Gaussian distribution. Resultly, the subthreshold swing was greatly changed for doping concentration and profiles, and gate oxide thickness and bias voltage had a big impact on subthreshold swing.

Analysis of Threshold Voltage for Symmetric and Asymmetric Oxide Structure of Double Gate MOSFET (이중게이트 MOSFET의 대칭 및 비대칭 산화막 구조에 대한 문턱전압 분석)

  • Jung, Hakkee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.18 no.12
    • /
    • pp.2939-2945
    • /
    • 2014
  • This paper has analyzed the change of threshold voltage for oxide structure of symmetric and asymmetric double gate(DG) MOSFET. The asymmetric DGMOSFET can be fabricated with different top and bottom gate oxide thickness, while the symmetric DGMOSFET has the same top and bottom gate oxide thickness. Therefore optimum threshold voltage is considered for top and bottom gate oxide thickness of asymmetric DGMOSFET, compared with the threshold voltage of symmetric DGMOSFET. To obtain the threshold voltage, the analytical potential distribution is derived from Possion's equation, and Gaussian distribution function is used as doping profile. We investigate for bottom gate voltage, channel length and thickness, and doping concentration how top and bottom gate oxide thickness influences on threshold voltage using this threshold voltage model. As a result, threshold voltage is greatly changed for oxide thickness, and we know the changing trend greatly differs with bottom gate voltage, channel length and thickness, and doping concentration.

Analysis of Threshold Voltage for Double Gate MOSFET of Symmetric and Asymmetric Oxide Structure (대칭 및 비대칭 산화막 구조의 이중게이트 MOSFET에 대한 문턱전압 분석)

  • Jung, Hakkee;Kwon, Ohshin;Jeong, Dongsoo
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2014.05a
    • /
    • pp.755-758
    • /
    • 2014
  • This paper has analyzed the change of threshold voltage for oxide structure of symmetric and asymmetric double gate(DG) MOSFET. The asymmetric DGMOSFET can be fabricated with different top and bottom gate oxide thickness, while the symmetric DGMOSFET has the same top and bottom gate oxide thickness. Therefore optimum threshold voltage is considered for top and bottom gate oxide thickness of asymmetric DGMOSFET, compared with the threshold voltage of symmetric DGMOSFET. To obtain the threshold voltage, the analytical potential distribution is derived from Possion's equation, and Gaussian distribution function is used as doping profile. We investigate for bottom gate voltage, channel length and thickness, and doping concentration how top and bottom gate oxide thickness influences on threshold voltage using this threshold voltage model. As a result, threshold voltage is greatly changed for oxide thickness, and we know the changing trend very differs with bottom gate voltage, channel length and thickness, and doping concentration.

  • PDF

Analysis of subthreshold region transport characteristics according to channel thickness for DGMOSFET (DGMOSFET의 채널두께에 따른 문턱전압이하영역에서의 전송특성분석)

  • Han, Ji-Hyung;Jung, Hak-Kee;Lee, Jong-In;Jeong, Dong-Soo;Kwon, Oh-Shin
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2010.10a
    • /
    • pp.737-739
    • /
    • 2010
  • In this paper, the subthreshold characteristics have been alanyzed using MicroTec4.0 for double gate MOSFET(DGMOSFET). The technology for characteristic analysis of device for high integration is changing rapidly. Therefore to understand characteristics of high-integrated device by computer simulation and fabricate the device having such characteristics became one of very important subjects. The oxide thickness and channel thickness in DG MOSFET determines threshold voltage and extensively influences on Ss(Subthreshold swing). We have investigated the threshold voltage and Ss(Subthreshold swing) characteristics according to variation of channel thickness from 1nm to 3nm in this study.

  • PDF

Supperession of Short Channel Effects in 0.1$\mu\textrm{m}$ nMOSFETs with ISRC Structure (짧은 채널 효과의 억제를 위한 ISRC (Inverted-Sidewall Recessed-Channel)구조를 갖는 0.1$\mu\textrm{m}$ nMOSFET의 특성)

  • 류정호;박병국;전국진;이종덕
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.34D no.8
    • /
    • pp.35-40
    • /
    • 1997
  • To suppress the short channel effects in nMOSFET with 0.1.mu.m channel length, we have fabricated and characterized the ISRC n MOSFET with several process condition. When the recess oxide thickness is 100nm and the channel dose for threshold voltge adjustment is 6*10$^{12}$ /c $m^{-2}$ , B $F_{2}$$^{+}$, the maximum transconductance at $V_{DS}$ =2.0V is 455mS/mm and the BIDL is kept within 67mV. By comparing the ISRC n MOSFET with the conventioanl SHDD (shallowly heavily dopped drain) nMOSFET, we verify the suppression of short channel effects ISRC structure.e.

  • PDF

Analysis of Doping Profile Dependent Threshold Voltage for DGMOSFET Using Gaussian Function

  • Jung, Hak-Kee
    • Journal of information and communication convergence engineering
    • /
    • v.9 no.3
    • /
    • pp.310-314
    • /
    • 2011
  • This paper has presented doping profile dependent threshold voltage for DGMOSFET using analytical transport model based on Gaussian function. Two dimensional analytical transport model has been derived from Poisson's equation for symmetrical Double Gate MOSFETs(DGMOSFETs). Threshold voltage roll-off is very important short channel effects(SCEs) for nano structures since it determines turn on/off of MOSFETs. Threshold voltage has to be constant with decrease of channel length, but it shows roll-off due to SCEs. This analytical transport model is used to obtain the dependence of threshold voltage on channel doping profile for DGMOSFET profiles. Also we have analyzed threshold voltage for structure of channel such as channel length and gate oxide thickness.

Analytical modeling for the short-channel MOSFET (Short-Channel MOSFET의 해석적 모델링)

  • 홍순석
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.17 no.11
    • /
    • pp.1290-1298
    • /
    • 1992
  • In this paper, the Poisson's equation is solved two-dimensionally without employing any fitting parameters, and the model formulation of a short-channel MOSFET is accomplished fully analytically. It automatically derives a very accurate drain current expression that can be used simultaneously for strong inversion, subthreshold, and saturation regions. Furthermore, this model gives a unified explanation for the short-channel effect, the body effect, the DIBL effect, and even the variation of the effective carrier mobility. The obtained expression of the threshold voltage also includes the dependence on the oxide thickness, the n+ junction depth, and temperature.

  • PDF