Browse > Article
http://dx.doi.org/10.6109/jkiice.2014.18.12.2939

Analysis of Threshold Voltage for Symmetric and Asymmetric Oxide Structure of Double Gate MOSFET  

Jung, Hakkee (Department of Electronic Engineering, Kunsan National University)
Abstract
This paper has analyzed the change of threshold voltage for oxide structure of symmetric and asymmetric double gate(DG) MOSFET. The asymmetric DGMOSFET can be fabricated with different top and bottom gate oxide thickness, while the symmetric DGMOSFET has the same top and bottom gate oxide thickness. Therefore optimum threshold voltage is considered for top and bottom gate oxide thickness of asymmetric DGMOSFET, compared with the threshold voltage of symmetric DGMOSFET. To obtain the threshold voltage, the analytical potential distribution is derived from Possion's equation, and Gaussian distribution function is used as doping profile. We investigate for bottom gate voltage, channel length and thickness, and doping concentration how top and bottom gate oxide thickness influences on threshold voltage using this threshold voltage model. As a result, threshold voltage is greatly changed for oxide thickness, and we know the changing trend greatly differs with bottom gate voltage, channel length and thickness, and doping concentration.
Keywords
symmetric double gate; asymmetric double gate; threshold voltage; Poisson equation;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 J.B.Roldan, B.Gonzalez, B.Iniguez, A.M.Roldan, A.Lazaro and A.Cerdeira, "In-depth analysis and modelling of selfheating effects in nanometric DGMOSFETs," Solid-state electronics, vol.79, no.1, pp.179-184, 2013.   DOI   ScienceOn
2 R.Vaddi, S.Dasgupta and R.P.Agarwal,"Analytical modeling of subthreshold current and subthreshold swing of an underlap DGMOSFET with tied independent gate and symmetric asymmetric options," Microelectronics J., vol.42, no.5, pp.798-807, 2011.   DOI   ScienceOn
3 K.K.Nagarajan and R.Srinivasan," Investigation of tunable chracteristics of independently driven double gate finfets in analog/RF domain using TCAD simulations," J. of Compitational and Theoretical Nanosciences, vol.11, no.2, pp.821-826, 2014.   DOI   ScienceOn
4 N.Seoane, G.Indalecio, E.Comesane, M.Aldegunde, A.J. Garcia-Loureiro and K.Kalna,"Random Dopant, Line-Edge Roughness and Gate Workfunction Variability in a Nano InGaAs FinFETs," IEEE Trans. Electron Devices, vol. 61, no.2, pp.466-472, 2006.
5 J.P.Duarte, S.J.Choi, D.I.Moon and Y.K.Choi, "A nonpiecewise model for long-channel junctionless cylindrical nanowire FETs," IEEE Electron Device Letters, vol.33, no.2, pp.155-157, 2012.   DOI   ScienceOn
6 Z.Ding, G.Hu, J.Gu, R.Liu, L.Wang and T.Tang,"An analytical model for channel potential and subthreshold swing of the symmetric and asymmetric double-gate MOSFETs," Microelectronics J., vol.42, pp.515-519, 2011.   DOI   ScienceOn
7 Hakkee Jung, "Analysis for Potential Distribution of Asymmetric Double Gate MOSFET Using Series Function," JKIICE, vol.17, no.11, pp.2621-2626, 2013.
8 TCAD Manual, Part.4: INSPEC, ISE Integrated Systems Engineering AG, Zurich, Switzerland, 2001, p.56. ver.7.5.
9 Hakkee Jung and Ohshin Kwon, "Analysis of Threshold Voltage for Channel Dimension of Asymmetric DGMOSFET," Information Journal, vol.17, no.11(B), pp.5879-5884, 2014.