References
-
H. Noda, et al, "Threshold Voltage Controlled 0.1-
${\mu}m$ MOSFET Utilizing Inversion Layer as Extreme Shallow Source/Drain," IEEE International Electron Devices Meeting, pp. 123-126, Dec, 1993. -
A. Amerasekera, et al, "Correlating Drain Junction Scaling, Salicide Thickness, and Lateral NPN Behavior, with the ESD/EOS Performance of a
$0.25{\mu}m$ CMOS Process," IEEE International Electron Devices Meeting, pp. 893-896, Dec, 1996. - S. D. Kim, et al, "Advanced model and analysis of series resistance for CMOS scaling into nanometer regime," IEEE Transactions on Electron Devices, Vol. 49, No. 3, pp. 467-472, Mar, 2002. https://doi.org/10.1109/16.987118
-
S. Shishiguchi, et al, "Boron Implanted Shallow Junction Formation by High-Temperature/ Short-Time/High-Ramping-Rate(
$400^{\circ}C$ /sec) RTA," Symposium on VLSI Technology, pp. 89-90, Jun, 1997. - R. T. P. Lee, et al, "Novel Nickel-Alloy Silicides for Source/Drain Contact Resistance Reduction in N-Channel Multiple-Gate Transistors with Sub-35nm Gate Length," IEEE International Electron Devices Meeting, pp. 1-4, Dec, 2006.
- T. Morimoto, et al, "Self-Aligned Nickel-Mono-Silicide Technology for High-Speed Deep Submicrometer Logic CMOS ULSI," IEEE Transactions on Electron Devices, Vol. 42, No. 5, pp. 915-922, May, 1995. https://doi.org/10.1109/16.381988
- H. Iwai, et al, "NiSi salicide technology for scaled CMOS," Microelectronic Engineering, Vol. 60, No. 1-2, pp. 157-169, Jan, 2002. https://doi.org/10.1016/S0167-9317(01)00684-0
- T. J. Kang, et al, "Reduction of Sheet Resistance and Low-Thermal-Budget Relaxation of Stress Gradients in Polysilicon Microcantilever Beams Using Nickel-Silicides," Journal of Microelctromechanical Systems, Vol. 16, No. 2, pp. 279-288, Apr, 2007. https://doi.org/10.1109/JMEMS.2007.892898
- S. D. Kim, et al, "An Integrated Methodology for Accurate Extraction of S/D Series Resistance Components in Nanoscale MOSFETs," IEEE International Electron Devices Meeting, pp. 149-152, Dec, 2005.
- S. Franssila, "Introduction to Microfabrication," Wiley, 2004.
- D. Deduytsche, "An in situ study of the stability of thin Ni-silicide layers," Ghent University, a doctoral dissertation, 2006.
- S. M. Sze, et al, "Physics of Semiconductor Devices," Wiley-Interscience, Third Edition, 2007.
- S. M. Koh, et al, "Contact-Resistance Reduction for Strained n-FinFETs With Silicon-Carbon Source/Drain and Platinum-Based Silicide Contacts Featuring Tellurium Implantation and Segregation," IEEE Transactions on Electron Devices, Vol. 58, No. 11, pp. 3852-3862, Nov, 2011. https://doi.org/10.1109/TED.2011.2166077
- S. M. Koh, et al, "Contact Technology for Strained nFinFETs With Silicon-Carbon Source/Drain Stressors Featuring Sulfur Implant and Segregation," IEEE Transactions on Electron Devices, Vol. 59, No. 4, pp. 1046-1055, Apr, 2012. https://doi.org/10.1109/TED.2012.2185799
- D. K. Wilson, et al, "Electron Spin Resonance Experiments on Donors in Silicon. III. Investigation of Excited States by the Application of Uniaxial Stress and Their Importance in Relaxation Process," Physical Review, Vol. 124, No. 4, pp. 1068-1083, Nov, 1961. https://doi.org/10.1103/PhysRev.124.1068
- Y. Tong, et al, "Selenium Segregation for Effective Schottky Barrier Height Reduction in NiGe/n-Ge Contacts," IEEE Electron Device Letters, Vol. 33, No. 6, pp. 773-775, Jun, 2012. https://doi.org/10.1109/LED.2012.2191760
- Z. Zhang, et al, "Schottky-Barrier Height Tuning by Means of Ion Implantation Into Preformed Silicide Films Followed by Drive-In Anneal," IEEE Electron Device Letters, Vol. 28, No. 7, pp. 565-568, Jul, 2007. https://doi.org/10.1109/LED.2007.900295