• Title/Summary/Keyword: BGR

Search Result 44, Processing Time 0.029 seconds

An Integrated Circuit design for Power Factor Correction (역률 개선 제어용 집적회로의 설계)

  • Lee, Jun-Sung
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.51 no.5
    • /
    • pp.219-225
    • /
    • 2014
  • This paper describes an IC for Power Factor Correction. It can use electrical appliances which convert power from AC to DC. The power factor can be influenced not only phase difference of voltage and current but also sudden change of current waveform. This circuit enables current wave supplied to load by close to sinusoidal and minimum phase difference of voltage and current waveform. A self oscillated 10[kHz]~100[kHz] pulse signal converted to PWM waveform and it chops rectified full wave AC power which flows to load device. The multiplier and zero current detector circuit, UVLO, OVP, BGR circuits were designed. This IC has been designed and whole chip simulation use 0.5[um] double poly, double metal 20[V] CMOS process.

Design of Small-Area and High-Reliability 512-Bit EEPROM IP for UHF RFID Tag Chips (UHF RFID Tag Chip용 저면적·고신뢰성 512bit EEPROM IP 설계)

  • Lee, Dong-Hoon;Jin, Liyan;Jang, Ji-Hye;Ha, Pan-Bong;Kim, Young-Hee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.16 no.2
    • /
    • pp.302-312
    • /
    • 2012
  • In this paper, small-area and high-reliability design techniques of a 512-bit EEPROM are designed for UHF RFID tag chips. For a small-area technique, there are a WL driver circuit simplifying its decoding logic and a VREF generator using a resistor divider instead of a BGR. The layout size of the designed 512-bit EEPROM IP with MagnaChip's $0.18{\mu}m$ EEPROM is $59.465{\mu}m{\times}366.76{\mu}m$ which is 16.7% smaller than the conventional counterpart. Also, we solve a problem of breaking 5V devices by keeping VDDP voltage constant since a boosted output from a DC-DC converter is made discharge to the common ground VSS instead of VDDP (=3.15V) in getting out of the write mode.

The Roles of Two hfq Genes in the Virulence and Stress Resistance of Burkholderia glumae

  • Kim, Jieun;Mannaa, Mohamed;Kim, Namgyu;Lee, Chaeyeong;Kim, Juyun;Park, Jungwook;Lee, Hyun-Hee;Seo, Young-Su
    • The Plant Pathology Journal
    • /
    • v.34 no.5
    • /
    • pp.412-425
    • /
    • 2018
  • The Hfq protein is a global small RNA chaperone that interacts with regulatory bacterial small RNAs (sRNA) and plays a role in the post-transcriptional regulation of gene expression. The roles of Hfq in the virulence and pathogenicity of several infectious bacteria have been reported. This study was conducted to elucidate the functions of two hfq genes in Burkholderia glumae, a causal agent of rice grain rot. Therefore, mutant strains of the rice-pathogenic B. glumae BGR1, targeting each of the two hfq genes, as well as the double defective mutant were constructed and tested for several phenotypic characteristics. Bacterial swarming motility, toxoflavin production, virulence in rice, siderophore production, sensitivity to $H_2O_2$, and lipase production assays were conducted to compare the mutant strains with the wild-type B. glumae BGR1 and complementation strains. The hfq1 gene showed more influence on bacterial motility and toxoflavin production than the hfq2 gene. Both genes were involved in the full virulence of B. glumae in rice plants. Other biochemical characteristics such as siderophore production and sensitivity to $H_2O_2$ induced oxidative stress were also found to be regulated by the hfq1 gene. However, lipase activity was shown to be unassociated with both tested genes. To the best of our knowledge, this is the first study to elucidate the functions of two hfq genes in B. glumae. Identification of virulence-related factors in B. glumae will facilitate the development of efficient control measures.

Development of Structured Hybrid Illumination System and Optimum Illumination Condition Selection for Detection of Surface Defects on Silicon Wafer in Solar Cell (태양전지 실리콘 웨이퍼의 표면결함 검출을 위한 구조적 하이브리드 조명시스템의 개발 및 최적 조건 선정)

  • An, Byung-In;Kim, Gyung-Bum
    • Transactions of the Korean Society of Mechanical Engineers A
    • /
    • v.36 no.5
    • /
    • pp.505-512
    • /
    • 2012
  • In this study, an inspection system based on an optical scanning mechanism is developed for the inspection of silicon wafers in solar cells. In particular, a structured hybrid illumination system that can satisfy the illumination requirement for the detection of various defects is designed. In the hybrid illumination system, the optimum illumination conditions are selected by considering the design of experiment in master glass and silicon wafer. The illumination conditions available are B-high, BG-high, BR-high, and BGR-high for master glass and R-middle-B-medium for silicon wafers. By using the illumination conditions for silicon wafers, numerous surface defects like pinhole, scratch, and chipping, can be accurately detected. The hybrid illumination system is expected to be widely used for the inspection of silicon wafers in solar cells.

Design of Low-Voltage Reference Voltage Generator for NVM IPs (NVM IP용 저전압 기준전압 회로 설계)

  • Kim, Meong-Seok;Jeong, Woo-Young;Park, Heon;Ha, Pan-Bong;Kim, Young-Hee
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2013.10a
    • /
    • pp.375-378
    • /
    • 2013
  • A reference voltage generator which is insensitive to PVT (process-voltage-temperature) variation necessary for NVM memory IPs such as EEPROM and MTP memories is designed in this paper. The designed BGR (bandgap reference voltage) circuit based on MagnaChip's $0.18{\mu}m$ EEPROM process uses a low-voltage bandgap reference voltage generator of cascode current-mirror type with a wide swing and shows a reference voltage characteristic insensitive to PVT variation. The minimum operating voltage is 1.43V and the VREF sensitivity against VDD variation is 0.064mV/V. Also, the VREF sensitivity against temperature variation is $20.5ppm/^{\circ}C$. The VREF voltage has a mean of 1.181V and its three sigma ($3{\sigma}$) value is 71.7mV.

  • PDF

Design of a 512b Multi-Time Programmable Memory IPs for PMICs (PMIC용 512비트 MTP 메모리 IP설계)

  • Jang, Ji-Hye;Ha, Pan-Bong;Kim, Young-Hee
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.9 no.1
    • /
    • pp.120-131
    • /
    • 2016
  • In this paper, a 512b MTP memory IP is designed by using MTP memory cells which are written by the FN (Fowler-Nordheim) tunneling method with only MV (medium voltage) devices of 5V which uses the back-gate bias, that is VNN (negative voltage). The used MTP cell consists of a CG (control gate) capacitor, a TG (tunnel gate) transistor, and a select transistor. To reduce the size of the MTP memory cell, just two PWs (P-wells) are used: one for the TG and the select transistors; and the other for the CG capacitor. In addition, just one DNW (deep N-well) is used for the entire 512b memory cell array. VPP and VNN generators supplying pumping voltages of ${\pm}8V$ which are insensitive to PVT variations since VPP and VNN level detectors are designed by a regulated voltage, V1V (=1V), provided by a BGR voltage generator.

A Voltage-Down Converter for Low-Voltage SoC

  • Yi Won-jae;Lee Se-chul;Kang Tae-kyoung;Lim Gyu-Ho;Huh Young;Park Mu-Hun;Kim Young-Hee
    • Proceedings of the IEEK Conference
    • /
    • summer
    • /
    • pp.66-69
    • /
    • 2004
  • This work is the study of Voltage-Down Converter used as internal supply voltage having large current driving and stable voltage level at any variation of process, voltage, and temperature(P.V.T). It converts VDD(external supply voltage) into $V_{1NT}(internal\;supply\;voltage).$ From the simulation results, a new Voltage-Down Converter has large current driving and a little stand-by current under lower supply voltage than conventional circuit. And bad characteristic of VINT, peaking, was eliminated. Start-up circuit for BGR is also added to one circuit, which consumes less current dissipation than convention circuit

  • PDF

A DC-DC Converter Design for OLED Display Module (OLED Display Module용 DC-DC 변환기 설계)

  • Lee, Tae-Yeong;Park, Jeong-Hun;Kim, Jeong-Hoon;Kim, Tae-Hoon;Vu, Cao Tuan;Kim, Jeong-Ho;Ban, Hyeong-Jin;Yang, Gweon;Kim, Hyoung-Gon;Ha, Pan-Bong;Kim, Young-Hee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.12 no.3
    • /
    • pp.517-526
    • /
    • 2008
  • A one-chip DC-DC converter circuit for OLED(Organic Light-Emitting Diode) display module of automotive clusters is newly proposed. OLED panel driving voltage circuit, which is a charge-pump type, has improved characteristics in miniaturization, low cost and EMI(Electro-Magnetic Interference) compared with DC-DC converter of PWM(Pulse Width Modulator) type. By using bulk-potential biasing circuit, charge loss due to parasitic PNP BJT formed in charge pumping, is prevented. In addition, the current dissipation in start-up circuit of band-gap reference voltage generator is reduced by 42% and the layout area of ring oscillator is reduced by using a logic voltage VLP in ring oscillator circuit using VDD supply voltage. The driving current of VDD, OLED driving voltage, is over 40mA, which is required in OLED panels. The test chip is being manufactured using $0.25{\mu}m$ high-voltage process and the layout area is $477{\mu}m{\times}653{\mu}m$.

Maternal photic regulation of immune status in neonates of Indian palm squirrel Funambulus pennanti

  • Bishnupuri, K.S.;Haldar, C.;Singh, R.
    • Journal of Photoscience
    • /
    • v.9 no.2
    • /
    • pp.472-474
    • /
    • 2002
  • Till date the phenomenon of maternal transfer of photic information was reported to regulate the fetal/neonatal growth, however its influence on neonatal immune system is still an enigma. In the present study, we observed an increase in maternal plasma melatonin level under short day length (SOL) condition with a consequent decrease in TLC and LC in their respective neonates. However, a significant decrease in maternal plasma melatonin level was noted under constant darkness (DD) with an increase in TLC and LC of their neonates. The blastogenic response (BGR) to Con A of splenocytes exhibited a significant increase in neonates of SDL females and a significant decrease in the neonates of DD females. Hence, it appears that the increase in maternal plasma melatonin under SOL condition transmitted information to decrease the immune status. Continuous exposure of females to darkness (DD) negatively regulated the maternal pineal gland activity thereby decreasing their plasma melatonin level. This information was transmitted for elevation of immune status in neonates, so that they exhibit better growth and sexual maturation. Therefore, we may suggest that the maternal photic information transmitted either prenatally through placenta or postnatally via the milk regulate the hormonal profile of Melatonin to regulate the immune status of neonates in order to influence their growth and sexual maturation.

  • PDF

The effect of structural variability and local site conditions on building fragility functions

  • Sisi, Aida Azari;Erberik, Murat A.;Askan, Aysegul
    • Earthquakes and Structures
    • /
    • v.14 no.4
    • /
    • pp.285-295
    • /
    • 2018
  • In this study, the effect of local site conditions (site class and site amplifications) and structural variability are investigated on fragility functions of typical building structures. The study area is chosen as Eastern Turkey. The fragility functions are developed using site-specific uniform hazard spectrum (UHS). The site-specific UHS is obtained based on simulated ground motions. The implementation of ground motion simulation into seismic hazard assessment has the advantage of investigating detailed local site effects. The typical residential buildings in Erzincan are represented by equivalent single degree of freedom systems (ESDOFs). Predictive equations are accomplished for structural seismic demands of ESDOFs to derive fragility functions in a straightforward manner. To study the sensitivity of fragility curves to site class, two sites on soft and stiff soil are taken into account. Two alternative site amplification functions known as generic and theoretical site amplifications are examined for these two sites. The reinforced concrete frames located on soft soil display larger fragilities than those on stiff soil. Theoretical site amplification mostly leads to larger fragilities than generic site amplification more evidently for reinforced concrete buildings. Additionally, structural variability of ESDOFs is generally observed to increase the fragility especially for rigid structural models.