• 한국정보통신학회논문지
• /
• 제20권10호
• /
• pp.1935-1940
• /
• 2016

본 논문에서는 RC 시정수 회로를 포함하는 비교기를 이용해 보조 전하펌프를 제어하여 루프 필터 출력 전압 변동 폭을 최소화 하는 위상고정루프(PLL)를 제안하였다. 루프 필터의 출력 전압변화는 작은 시정수 값을 가지는 RC와 큰 시정수 값을 가지는 RC를 통해 비교기의 입력으로 각각 전달된다. 작은 시정수를 가지는 RC는 루프 필터의 신호의 변화를 빠르게 전달하는 반면 큰 시정수를 가지는 RC는 루프 필터의 신호를 매우 느리게 전달하여 일정한 크기의 전압과 같이 동작한다. 비교기의 출력 신호는 보조 전하펌프를 제어하고, 이는 전압제어발진기(VCO)의 입력 전압 변동 폭을 줄여준다. 그러므로 제안한 위상고정루프는 위상 잡음이 많이 제거된 신호를 생성한다. 제안된 위상고정 루프는 1.8V의 공급전압에서 0.18um CMOS 공정의 파라미터를 이용하여 Hspice로 시뮬레이션을 수행하고, 동작을 검증하였다.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2008년도 제39회 하계학술대회
• /
• pp.954-955
• /
• 2008

In this paper, the voltage harmonics are investigated in terms of the voltage sag versus the time constants of electric machinery under the source voltage variation condition. The electric machinery and compensation equipment are established on the proposed design scheme based on voltage quality effect assessment technology. It have been analyzed how the variation of harmonic order, the output current, the DC-Link voltage and the induction motor speed is carried out under the voltage sag and switching frequency variation.

• 풍력에너지저널
• /
• 제9권4호
• /
• pp.47-56
• /
• 2018

This paper introduces an active power dependent standard characteristic curve, Q(P) to compensate for voltage variations due to the output of distributed generation. This paper presents an efficient control method of grid-connected inverters by comparing and analyzing voltage variation magnitude and line loss according to the compensation method. Voltage variations are caused not only by active power, but also by the change of reactive power flowing in the line. In particular, the system is in a relatively remote place in a coastal area compared with existing power plants, so it is relatively weak and may not be suitable for voltage control. So, since it is very important to keep the voltage below the normal voltage limit within the specified inverter capacity and to minimize line loss due to the reactive power. we describe the active power dependent standard characteristic curve, Q(P) method and verify the magnitude of voltage variation by simulation. Finally, the characteristics of each control method and line loss are compared and analyzed.

• 전자공학회논문지C
• /
• 제34C권8호
• /
• pp.64-70
• /
• 1997

This paper presents a parameter optimization method using evolutionary programming in voltage reference circuit because the designer must select appropriate parameter values of the circuit taking into consideration both powr voltage and temperature variation. In this paper, evolutionary programming is suggested as an approach for finding good parameters with which the reference voltage variation is small with respect to temperature variation. Simulation results. Simulation results show that this method is effective in circuit design.

• 한국산업융합학회 논문집
• /
• 제21권5호
• /
• pp.235-240
• /
• 2018

The generator of an automobile supplies electric voltage and current for various electric components. The supplied voltage can be changed by sudden variation of the electric load. The voltage was controlled by independent power supply in the study. The TPS and APS signal was changes as the voltage of the power supply. The ECU output voltage and OBD signal voltage was changed also as the variance of the power supply.

• 조명전기설비학회논문지
• /
• 제28권11호
• /
• pp.112-122
• /
• 2014

This paper proposes a PMSM torque control method considering DC-link voltage variation and friction torque. In general EV/HEV application, two dimensions look-up table(2D-LUT) is used for reference current generation due to its stable and robust torque control performance. Conventionally, this 2D-LUT is established by flux-torque table to overcome the DC-link voltage variation. However, the flux table establishment is more complex than the speed table establishment. Moreover, one flux data reflects several speed conditions in variable DC-link voltage, friction torque cannot be considered by using the flux table. In this paper, speed-torque 2D-LUT is used for current reference generation. With this table, PMSM torque control is well achieved regardless of DC-link voltage variation by the proposed control method. Simulation and experimental results validate improvement of torque control error through friction torque compensation.

• 한국정보통신학회논문지
• /
• 제18권1호
• /
• pp.135-141
• /
• 2014

본 연구에서는 무접합 MuGFET의 핀 폭에 따른 문턱전압의 변화를 줄이기 위한 소자 설계 가이드라인을 제시하였다. 제작된 무접합 MuGFET으로부터 핀 폭이 증가할수록 문턱전압의 변화가 증가하는 것을 알 수 있었다. 무접합 MuGFET의 핀 폭에 따른 문턱전압의 변화를 줄이기 위한 소자 설계가이드라인으로 게이트 유전체, 실리콘박막의 두께, 핀 수를 최적화 하는 연구를 3차원 소자 시뮬레이션을 통해 수행하였다. 고 유전율을 갖는 $La_2O_3$ 유전체를 게이트 절연층으로 사용하거나 실리콘 박막을 최대한 얇게 하므로 핀 폭이 증가해도 문턱전압의 변화율을 줄일 수 있음을 알 수 있었다. 특히 유효 채널 폭을 같게 하면서 핀 수를 많게 하므로 문턱전압 변화율과 문턱전압 아래 기울기를 작게 하는 것이 무접합 MuGFET의 최적의 소자 설계 가이드라인임을 알 수 있었다.

• Transactions on Electrical and Electronic Materials
• /
• 제12권6호
• /
• pp.245-248
• /
• 2011

The scaling down of metal oxide semiconductor field-effect transistors (MOSFETs) for the last several years has contributed to the reduction of the scaling variables and device parameters as well as the operating voltage of the MOSFET. At the same time, the variation in the electrical characteristics of MOSFETs is one of the major issues that need to be solved. Especially because the issue with variation is magnified as the drive voltage is decreased. Therefore, this paper will focus on the variations between electrical characteristics and drain voltage. In order to do this, the test patterned multi-finger MOSFETs using 90-nm process is used to investigate the characteristic variations, such as the threshold voltage, DIBL, subthreshold swing, transconductance and mobility via parasitic resistance extraction method. These characteristics can be analyzed by varying the gate width and length, and the number of fingers. Through this modeling scheme, the characteristic variations of multi-finger MOSFETs can be analyzed.

• 전기학회논문지
• /
• 제66권11호
• /
• pp.1584-1590
• /
• 2017

This paper presents a implementation method of reliable speed limitation controller considering motor parameter variation in high speed operation. In spinning process of drum washing machine, speed increase has to be limited when unallowable imbalance mass is detected. Otherwise, severe noise and vibration can happen because noise and vibration are proportional to imbalance mass. To detect imbalance mass, d-axis current magnitude is used. However, we have to compensate for back-emf and power supply variation by means of detecting them because d-axis current is affected by both of them. On the other hand, we have to carefully estimate back-emf because back-emf is affected by stator resistance variation and inverter voltage error. Stator resistance variation can happen by manufacturing process for mass production or temperature variation in running. And there are inverter voltage errors between command voltage from micro-computer to inverter and real voltage from inverter to motor because of rising and falling time delay and turn-on resistance of power semiconductor switch. To solve this problem, we propose 2-step align current injection method which is to inject step-wise current right before starting. By this method, we can simply obtain stator resistance by ratio of voltage without inverter voltage error and current, and we can measure inverter voltage error. So we can obtain more exact model current, and then by simple calculation with compensation gain, we can estimate more accurate motor back-emf. We show that this method works well. It is verified through experiments.

• 한국정보통신학회:학술대회논문집
• /
• 한국정보통신학회 2013년도 추계학술대회
• /
• pp.375-378
• /
• 2013

본 논문에서는 EEPROM이나 MTP 등의 NVM 메모리 IP 설계에 필요로 하는 PVT(Process-Voltage-Temperature) 변동에 둔감한 기준전압(Reference Voltage) 회로를 설계하였다. 매그나칩반도체 $0.18{\mu}m$ EEPROM 공정을 이용하여 설계된 BGR(Bandgap Reference Voltage) 회로는 wide swing을 갖는 캐스코드 전류거울 (cascode current-mirror) 형태의 저전압 밴드갭 기준전압발생기 회로를 사용하였으며, PVT 변동에 둔감한 기준전압 특성을 보이고 있다. 최소 동작 전압은 1.43V이고 VDD 변동에 대한 VREF 민감도(sensitivity)는 0.064mV/V이다. 그리고 온도 변동에 대한 VREF 민감도는 $20.5ppm/^{\circ}C$이다. 측정된 VREF 전압은 평균 전압이 1.181V이고 $3{\sigma}$는 71.7mV이다.