• Proceedings of the IEEK Conference
• /
• 2003.07b
• /
• pp.919-922
• /
• 2003

This paper presents a novel low power driving circuit for passive matrix organic lighting emitting diodes (OLED) displays. The proposed driving method for a low power OLED driving circuit which reduce large parasitic capacitance in OLED panel only use current driving method, instead of mixed mode driving method which uses voltage pre-charge technique. The driving circuit is implemented to one chip using 0.35${\mu}{\textrm}{m}$ CMOS process with 18V high voltage devices and it is applicable to 96(R.G.B)X64, 65K color OLED displays for mobile phone application. The maximum switching power dissipation of driving power dissipation is 5.7mW and it is 4% of that of the conventional driving circuit.

• Proceedings of the KIPE Conference
• /
• 1998.10a
• /
• pp.79-84
• /
• 1998

A novel zero voltage and zero current switching (ZVZCS) full bridge (FB) PWM converter with low output current ripple is presented. A simple auxiliary circuit added in the secondary provides ZVZCS conditions to primary switches, ZVS for leading-leg switches and ZCS for lagging-leg switches, as well as reduces the output current ripple (ideally zero ripple). The auxiliary circuit includes neither lossy components nor additional active switches which are demerits of the previously presented ZVZCS converters. Many advantages including simple circuit topology, high efficiency, low cost and low current ripple make the new converter attractive for high performance high power (＞1kW) applications. The principle of operation, features and design considerations are illustrated and verified on a 2.5kW, 100KHz IGBT based experimental circuit.

• Journal of IKEEE
• /
• v.22 no.1
• /
• pp.174-179
• /
• 2018

In this paper, design of high-efficiency DC-DC converter is presented for low-power PMIC (power management integrated circuit). As PMIC technologies for IoT and wearable devices have been continuously improved, high-efficiency energy harvesting schemes should be essential. Since the supply voltage resulting from energy harvesting is low and widely variable, design techniques to achieve high efficiency over a wide input voltage range are required. To obtain a constant switching frequency for wide input voltage range, frequency compensation circuit using supply-voltage variation sensing circuit is included. In order to obtain high efficiency performance at very low-power condition, accurate burst-mode control circuit was adopted to control switching operations. In the proposed DC-DC buck converter, output voltage is set to be 0.9V at the input voltage of 0.95~3.3V and maximum measured efficiency is up to 78% for the load current of 180uA.

• Proceedings of the IEEK Conference
• /
• 2008.06a
• /
• pp.585-586
• /
• 2008

In this paper, a novel beta-multiplier reference current source circuit for the 800mV power-supply voltage is presented. In order to cope with the narrow input common-mode range of the OpAmp in the reference circuit, shunt resistive voltage divider branches were deployed. High gain OpAmp was designed to compensate intrinsic low output resistance of the MOS transistors. The proposed reference circuit was designed in a standard 0.18um CMOS process with nominal Vth of 420mV and -450mV for nMOS and pMOS transistor respectively. The total power consumption including OpAmp is less than 50uW.

• Proceedings of the IEEK Conference
• /
• 1998.10a
• /
• pp.1077-1080
• /
• 1998

In this paper, a simple low-power current-mode CMOS wotage reference circuit is proposed. The reference circuit of enhancement-mode MOS transistors and resistors. Temperature compensation is made by adding a current component proportional to a thermal voltage to a current component proportional to a threshold voltage. The designed circuit has been simulated using a $0.65\mu\textrm{m}$ n-well CMOS process parameters. The simulation results show that the reference circuit has a temperature coefficient less than $7.8ppm/^{\circ}C$ and a power-supply(VDD) coefficient less than 0.079%/V for a temperature range from $-30^{\circ}C$ to $130^{\circ}C$ and a VDD range from 4.0V to 12V. The power consumption is 105㎼ for VDD=5V and $T=30^{\circ}C.$ The proposed reference circuit can be designed to generate a wide range of reference voltages owing to its current-mode operation.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2015.10a
• /
• pp.477-480
• /
• 2015

In this paper a low-voltage vibration energy harvesting circuit with MPPT(Maximum Power Point Tracking) control is proposed. By employing bulk-driven technique, the minimum operating voltage of the proposed circuit is as low as 0.8V. The designed MPPT control circuit traces the maximum power point by periodically sampling the open circuit voltage of a full-wave rectifier circuit connected to the piezoelectric device output and delivers the maximum available power to load. The proposed circuit is designed using a $0.35{\mu}m\;CMOS$ process, and the chip area including pads is $1.33mm{\times}1.31mm$. Simulation results show that the maximum power efficiency of the designed circuit is 85.49%.

• Proceedings of the IEEK Conference
• /
• 2005.11a
• /
• pp.731-734
• /
• 2005

In this study, the design of advanced LVDS(Low Voltage Differential Signaling) I/O interface circuit with new structural low triggering ESD (Electro-Static Discharge) protection circuit was investigated. Due to the differential transmission technique and low power consumption at the same time. Maximum transmission data ratio of designed LVDS transmitter was simulated to 5Gbps. And Zener Triggered SCR devices to protect the ESD phenomenon were designed. This structure reduces the trigger voltage by making the zener junction between the lateral PNP and base of lateral NPN in SCR structure. The triggering voltage was simulated to 5.8V. Finally, we performed the layout high speed I/O interface circuit with the low triggered ESD protection device in one-chip.

• The KIPS Transactions:PartA
• /
• v.14A no.3 s.107
• /
• pp.147-150
• /
• 2007

This paper describes a new low-swing inverter for low power consumption. To reduce a power consumption, an output voltage swing is in the range from 0 to VDD-2VTH. This can be done by the inverter structure that allow a full swing or a swing on its input terminal without leakage current. Using this low-swing voltage technology, we proposed a low-power 16$\times$16 bit parallel multiplier. The proposed circuits are designed with Samsung 0.35$\mu$m standard CMOS process at a 3.3V supply voltage. The validity and effectiveness are verified through the HSPICE simulation.. Compared to the previous works, this circuit can reduce the power consumption rate of 17.3% and the power-delay product of 16.5%.

• The Transactions of the Korean Institute of Electrical Engineers P
• /
• v.59 no.4
• /
• pp.473-476
• /
• 2010

In this paper, we analyzed the short circuit current of a low voltage direct current distribution system. For the analysis, we performed the modeling of the low voltage direct current distribution system with a 6-pulse three-phase thyristor rectifier using the PSCAD/EMTDC, surveyed impedance of sources, transformers and distribution lines to run a simulation. A result of the simulation is that short circuit currents of the direct current distribution system with the rectifier decreased due to a thyristor-ON-resistance(Ron). But in case of the low thyristor-ON resistance, output fault current of the rectifier increased over three-phase short circuit current of an AC power system without a rectifier by regular ratio of the rectifier. Because the output fault current of the rectifier can increase over interrupting the capacity of circuit breakers, studying short circuit currents of a low voltage direct current distribution system with a rectifier is necessary for introducing the direct current distribution systems.

• ETRI Journal
• /
• v.31 no.2
• /
• pp.243-245
• /
• 2009

A novel ultra-low-power readout circuit for a pH-sensitive ion-sensitive field-effect transistor (ISFET) is proposed. It uses an ISFET/reference FET (REFET) differential pair operating in weak-inversion and a simple current-mode metal-oxide semiconductor FET (MOSFET) translinear circuit. Simulation results verify that the circuit operates with excellent common-mode rejection ability and good linearity for a single pH range from 4 to 10, while only 4 nA is drawn from a single 1 V supply voltage.