• Title/Summary/Keyword: junction structure

Search Result 484, Processing Time 0.025 seconds

A New Junction Termination Structure by Employing Trench and FLR (Trench와 FLR을 이용한 새로운 접합 마감 구조)

  • 하민우;오재근;최연익;한민구
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.52 no.6
    • /
    • pp.257-260
    • /
    • 2003
  • We have proposed the junction termination structure of IGBT (Insulated Gate Bipolar Transistor) by employing trench and FLR (Field Limiting Ring), which decrease the junction termination area at the same breakdown voltage. Our proposed junction termination structure, trench FLR is verified by numerical simulator MEDICI. In 600V rated device, the junction termination area is decreased 20% compared with that of the conventional FLR structure. The breakdown voltage of trench FLR with 4 trenches is 768 V, 99 % of ideal parallel-plane junction(1-D) $BV_ceo$.

A Study on the Charge Balance Characteristics of Super Junction MOSFET with Deep-Trench Technology (Deep-Trench 기술을 적용한 Super Junction MOSFET의 Charge Balance 특성에 관한 연구)

  • Choi, Jong-Mun;Huh, Yoon-Young;Cheong, Heon-Seok;Kang, Ey-Goo
    • Journal of IKEEE
    • /
    • v.25 no.2
    • /
    • pp.356-361
    • /
    • 2021
  • Super Junction structure is the proposed structure to minimize the Trade-off phenomenon of power devices. Super Junction can have On-resistance(Ron) characteristics as less as five times than conventional structure. There are process methods that Multi-Epi and Deep-Trench of Super Junction structure. The reason for this is that Deep-Trench process is known to be a relatively difficult manufacturing method because it is easy to form a P-Pillar by burying impurities on top of a silicon substrate through a Deep-Trench process. However, the structure created by the Deep-Trench process has low On-resistance and high breakdown voltage, showing better efficiency. In this paper, we suggested a novel method in the process and designed structure with Charge Balance theory.

Low Resistance SC-SJ(Shielding Connected-Super Junction) 4H-SiC UMOSFET with 3.3kV Breakdown Voltage (3.3kV 항복 전압을 갖는 저저항 SC-SJ(Shielding Connected-Super Junction) 4H-SiC UMOSFET)

  • Kim, Jung-hun;Kim, Kwang-Soo
    • Journal of IKEEE
    • /
    • v.23 no.3
    • /
    • pp.756-761
    • /
    • 2019
  • In this paper, we propose SC-SJ(Shielding Connected-Super Junction) UMOSFET structure in which p-pillars of conventional 4H-SiC Super Junction UMOSFET structures are placed under the shielding region of UMOSFET. In the case of the proposed SC-SJ UMOSFET, the p-pillar and the shielding region are coexisted so that no breakdown by the electric field occurs in the oxide film, which enables the doping concentration of the pillar to be increased. As a result, the on-resistance is lowered to improve the static characteristics of the device. Through the Sentaurus TCAD simulation, the static characteristics of proposed structure and conventional structure were compared and analyzed. The SC-SJ UMOSFET achieves a 50% reduction in on-resistance compared to the conventional structure without any change in the breakdown voltage.

Thin Film Si-Ge/c-Si Tandem Junction Solar Cells with Optimum Upper Sub- Cell Structure

  • Park, Jinjoo
    • Current Photovoltaic Research
    • /
    • v.8 no.3
    • /
    • pp.94-101
    • /
    • 2020
  • This study was trying to focus on achieving high efficiency of multi junction solar cell with thin film silicon solar cells. The proposed thin film Si-Ge/c-Si tandem junction solar cell concept with a combination of low-cost thin-film silicon solar cell technology and high-efficiency c-Si cells in a monolithically stacked configuration. The tandem junction solar cells using amorphous silicon germanium (a-SiGe:H) as an absorption layer of upper sub-cell were simulated through ASA (Advanced Semiconductor Analysis) simulator for acquiring the optimum structure. Graded Ge composition - effect of Eg profiling and inserted buffer layer between absorption layer and doped layer showed the improved current density (Jsc) and conversion efficiency (η). 13.11% conversion efficiency of the tandem junction solar cell was observed, which is a result of showing the possibility of thin film Si-Ge/c-Si tandem junction solar cell.

Super Junction LDMOS with N-Buffer Layer (N 버퍽층을 갖는 수퍼접합 LDMOS)

  • Park Il-Yong
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.55 no.2
    • /
    • pp.72-75
    • /
    • 2006
  • A CMOS compatible Super Junction LDMOS (SJ-LDMOS) structure, which reduces substrate-assisted depletion effects, is reported. The proposed structure uses a N-buffer layer between the pillars and P-substrate to achieve global charge balance between the pillars, the N-buffer layer and the P-substrate. The new structure features high breakdown voltage, low on-resistance, and reduced sensitivity to doping imbalance in the pillars.

Electrothermal Analysis for Super-Junction TMOSFET with Temperature Sensor

  • Lho, Young Hwan;Yang, Yil-Suk
    • ETRI Journal
    • /
    • v.37 no.5
    • /
    • pp.951-960
    • /
    • 2015
  • For a conventional power metal-oxide-semiconductor field-effect transistor (MOSFET), there is a trade-off between specific on-state resistance and breakdown voltage. To overcome this trade-off, a super-junction trench MOSFET (TMOSFET) structure is suggested; within this structure, the ability to sense the temperature distribution of the TMOSFET is very important since heat is generated in the junction area, thus affecting its reliability. Generally, there are two types of temperature-sensing structures-diode and resistive. In this paper, a diode-type temperature-sensing structure for a TMOSFET is designed for a brushless direct current motor with on-resistance of $96m{\Omega}{\cdot}mm^2$. The temperature distribution for an ultra-low on-resistance power MOSFET has been analyzed for various bonding schemes. The multi-bonding and stripe bonding cases show a maximum temperature that is lower than that for the single-bonding case. It is shown that the metal resistance at the source area is non-negligible and should therefore be considered depending on the application for current driving capability.

Diffusion Model of Aluminium for the Formation of a Deep Junction in Silicon (실리콘에서 깊은 접합의 형성을 위한 알루미늄의 확산 모델)

  • Jung, Won-Chae
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.33 no.4
    • /
    • pp.263-270
    • /
    • 2020
  • In this study, the physical mechanism and diffusion effects in aluminium implanted silicon was investigated. For fabricating power semiconductor devices, an aluminum implantation can be used as an emitter and a long drift region in a power diode, transistor, and thyristor. Thermal treatment with O2 gas exhibited to a remarkably deeper profile than inert gas with N2 in the depth of junction structure. The redistribution of aluminum implanted through via thermal annealing exhibited oxidation-enhanced diffusion in comparison with inert gas atmosphere. To investigate doping distribution for implantation and diffusion experiments, spreading resistance and secondary ion mass spectrometer tools were used for the measurements. For the deep-junction structure of these experiments, aluminum implantation and diffusion exhibited a junction depth around 20 ㎛ for the fabrication of power silicon devices.

A study hot-carrier degradation on submicron devices (Submicron device에서의 hot-carrier 열화에 관한 연구)

  • 이용희;김현호;최영규;이천희
    • Proceedings of the IEEK Conference
    • /
    • 1998.06a
    • /
    • pp.867-870
    • /
    • 1998
  • In this paper we simulated 0.30um NMOS transitor to analysis hot carrier degradation depend on As, As+P, P LDD structure. As a result we obtained As+P LDD structure was good hot carrier immunity. Also we find that hog carrier life time improved a sincresing P dose due to P dose helps in grading the nLDD junction. However As-only junction was poor due to junction high peak position located near the surface.

  • PDF

Progressive Inelastic Deformation Characteristics of Cylindrical Structure with Plate-to-Shell Junction Under Moving Temperature Front

  • Lee, Hyeong-Yeon;Kim, Jong-Bum
    • Journal of Mechanical Science and Technology
    • /
    • v.17 no.3
    • /
    • pp.400-408
    • /
    • 2003
  • A study on the progressive inelastic deformation behavior of the 316 L stainless steel cylindrical structure with plate-to-shell junction under moving temperature front was carried out by structural test and analysis. The structural test intends to simulate the thermal ratcheting behavior occurring at the reactor baffle of the liquid metal reactor as free surface of hot sodium pool moves up and down under plant transients. The thermal ratchet load that heats the specimen up to 550$^{\circ}C$ was applied repeatedly and residual deformation was measured. The thermal ratcheting test was carried out with two types of cylindrical structures, one with plate to-shell junction and the other without the junction to investigate the effects of the geometric discontinuities on the global ratcheting deformation. The temperature distributions of the test specimens were measured and were used for the ratcheting analysis. The ratchet deformations were analyzed with the constitutive equation of the non-linear combined hardening model. The analysis results were in good agreement with those of the structural tests.