• Title/Summary/Keyword: gate-leakage current

Search Result 332, Processing Time 0.03 seconds

The Reliability Evaluation about the Triode-Type CNT Emission Source (삼극형 CNT 전자원에 대한 신뢰성 평가)

  • Kang, J.T.;Kim, D.J.;Jeong, J.W.;Kim, D.I.;Kim, J.S.;Lee, H.R.;Song, Y.H.
    • Journal of the Korean Vacuum Society
    • /
    • v.18 no.2
    • /
    • pp.79-84
    • /
    • 2009
  • The electron emission source of triode type has been fabricated using CNT paste. The nano Ag particle and photosensitive polymers were added to the CNT paste. The surface roughness of the CNT emitter was uniform by the back exposure method. The added nano Ag particle improves the adhesion and the electric conductance with small variation in the CNTs and between electrode. After the aging with heat-exhausting, the reliability of the triode CNT electron source was secured in the high voltage and current operation for 12 hours. At this time, the gate leakage current was about 10 % less than.

Improved Electrical Characteristics of Symmetrical Tunneling Dielectrics Stacked with SiO2 and Si3N4 Layers by Annealing Processes for Non-volatile Memory Applications (비휘발성 메모리를 위한 SiO2와 Si3N4가 대칭적으로 적층된 터널링 절연막의 전기적 특성과 열처리를 통한 특성 개선효과)

  • Kim, Min-Soo;Jung, Myung-Ho;Kim, Kwan-Su;Park, Goon-Ho;Jung, Jong-Wan;Chung, Hong-Bay;Lee, Young-Hie;Cho, Won-Ju
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.22 no.5
    • /
    • pp.386-389
    • /
    • 2009
  • The electrical characteristics and annealing effects of tunneling dielectrics stacked with $SiO_2$ and $Si_{3}N_{4}$ were investigated. I-V characteristics of band gap engineered tunneling gate stacks consisted of $Si_{3}N_{4}/SiO_2/Si_{3}N_{4}$ (NON), $SiO_2/Si_{3}N_{4}/SiO_2$ (ONO) dielectrics were evaluated and compared with $SiO_2$ single layer using the MOS (metal-oxide-semiconductor) capacitor structure. The leakage currents of engineered tunneling barriers (ONO, NON stacks) are lower than that of the conventional $SiO_2$ single layer at low electrical field. Meanwhile, the engineered tunneling barriers have larger tunneling current at high electrical field. Furthermore, the increased tunneling current through engineered tunneling barriers related to high speed operation can be achieved by annealing processes.

Interface Traps Analysis as Bonding of The Silicon/Nitrogen/Hydrogen in MONOS Capacitors (실리콘/수소/질소의 결합에 따른 MONOS 커패시터의 계면 특성 연구)

  • Kim, Hee-Dong;An, Ho-Myoung;Seo, Yu-Jeong;Zhang, Yong-Jie;Nam, Ki-Hyun;Chung, Hong-Bay;Kim, Tae-Geun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.12
    • /
    • pp.18-23
    • /
    • 2009
  • The effect of hydrogen-nitrogen annealing on the interface trap properties of Metal-Oxide-Nitride-Oxide-Silicon (MONOS) capacitors is investigated by analyzing the capacitors' gate leakage current and the interface trap density between the Si and $SiO_2$ layer. MONOS samples annealed at $850^{\circ}C$ for 30 s by rapid thermal annealing (RTA) are treated by additional annealing in a furnace, using annealing eases $N_2$ and 2% hydrogen and 98% nitrogen gas mixture $(N_2-H_2)$ at $450^{\circ}C$ for 30 mins. Among the three samples as-deposited, annealed in $N_2$ and $N_2-H_2$, MONOS sample annealed in an $N_2-H_2$ environment is found to have the lowest increase of interface-trap density from the capacitance-voltage experiments. The leakage current of sample annealed in $N_2-H_2$ is also lower than that of sample annealed in $N_2$.

A study on Electrical and Diffusion Barrier Properties of MgO Formed on Surface as well as at the Interface Between Cu(Mg) Alloy and $SiO_2$ (Cu(Mg) alloy의 표면과 계면에서 형성된 MgO의 확산방지능력 및 표면에 형성된 MgO의 전기적 특성 연구)

  • Jo, Heung-Ryeol;Jo, Beom-Seok;Lee, Jae-Gap
    • Korean Journal of Materials Research
    • /
    • v.10 no.2
    • /
    • pp.160-165
    • /
    • 2000
  • We have investigated the electrical and diffusion barrier properties of MgO produced on the surface of Cu (Mg) alloy. Also the diffusion barrier property of the interfacial MgO between Cu alloy and $SiO_2$ has been examined. The results show that the $150\;{\AA}$-MgO layer on the surface remains stable up to $700^{\circ}C$, preventing the interdiffusion of C Cu and Si in Si/MgO/Cu(Mg) structure. It also has the breakdown voltage of 4.5V and leakage current density of $10^{-7}A/\textrm{cm}^2/$. In addition, the combined structure of $Si_3N4(100{\AA})/MgO(100{\AA})$ increases the breakdown voltage up to lOV and reduces the leakage current density to $8{\tiems}10^{-7}A/\textrm{cm}^2$. Furthermore, the interfacial MgO formed by the chemical reac­t tion of Mg and $SiO_2$ reduces the diffusion of copper into $SiO_2$ substrate. Consequently, Cu(Mg) alloy can be applied as a g gate electrode in TFT /LCDs, reducing the process steps.

  • PDF

Physical Properties of the Al2O3 Thin Films Deposited by Atomic Layer Deposition (ALD법으로 제조된 Al2O3 박막의 물리적 특성)

  • Kim, Jae-Bum;Kwon, Duk-Ryel;Oh, Ki-Young;Lee, Chong-Mu
    • Korean Journal of Materials Research
    • /
    • v.12 no.6
    • /
    • pp.493-498
    • /
    • 2002
  • $Al_2O_3$ is a promising gate dielectric because of its high dielectric constant, high resistivity and low leakage current. Since $OH^-$ radical in $Al_2O_3$ films deposited by ALD using TMA and $H_2O$ degrades the good properties of $Al_2O_3$, TMA and $O_3$ were used to deposite $Al_2O_3$ films and the effects of $O_3$ on the properties of the $Al_2O_3$ films were investigated. The growth rate of the $Al_2O_3$ film under the optimum condition was 0.85 $\AA$/cycle. According to the XPS analysis results the $OH^-$ concentration in the $Al_2O_3$ film deposited using $O_3$ is lower than that using $H_2O$. RBS analysis results indicate the chemical formula of the film is $Al_{2.2}O_{2.8}$. The carbon concentration in the film detected by AES is under 1 at%. SEM observation confirms that the step coverage of the $Al_2O_3$ film deposited by ALD using $O_3$ is nearly 100%.

Fabrications and Properties of VF2-TrFE Films for Nonvolatile Memory Application (비휘발성 메모리 응용을 위한 VF2-TrFE 박막의 제작 및 특성)

  • Jeong, Sang-Hyun;Byun, Jung-Hyun;Kim, Hyun-Jun;Kim, Ji-Hun;Kim, Kwang-Ho
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2010.06a
    • /
    • pp.388-388
    • /
    • 2010
  • In this study, Ferroelectric vinylidene fluoride-trifluoroethylene (VF2-TrFE) copolymer films were directly deposited on degenerated Si (n+, $0.002\;{\Omega}{\cdot}cm$) using by spin coating method. A 1~5 wt% diluted solution of purified vinylidene fluoride-trifluoroethylene (VF2:TrFE = 70:30) in a dimethylformamide (DMF) solvent were prepared and deposited on silicon wafers at a spin rate of 2000 ~ 4000 rpm for 2 ~ 30 seconds. After annealing in a vacuum ambient at 100 ~ $200^{\circ}C$ for 60 min, upper aluminum electrodes were deposited by vacuum evaporation for electrical measurement. X-ray diffraction results showed that the VF2-TrFE films on Si substrates had $\beta$-phase of copolymer structures. The capacitance on highly doped Si wafer showed hysteresis behavior like a butterfly shape and this result indicates clearly that the copolymer films have ferroelectric properties. The typical measured remnant polarization ($P_r$) and coercive filed ($E_c$) values were about $5.7\;{\mu}C/cm^2$ and 710 kV/em, respectively, in an applied electric field of ${\pm}$ 1.5 MV/em. The gate leakage current densities measured at room temperature was less than $7{\times}10^{-7}\; A/cm^2$ under a field of 1 MV/cm.

  • PDF

1 Selector + 1 Resistance Behavior Observed in Pt/SiN/Ti/Si Structure Resistive Switching Memory Cells

  • Park, Ju-Hyeon;Kim, Hui-Dong;Kim, Tae-Geun
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2014.02a
    • /
    • pp.307-307
    • /
    • 2014
  • 정보화 시대로 접어들면서 동일한 공간에 더 많은 정보를 저장할 수 있고, 보다 빠른 동작이 가능한 비휘발성 메모리 소자에 대한 요구가 증가하고 있다. 하지만, 최근 비휘발성 메모리 소자 관련 연구보고에 따르면, 메모리 소자의 소형화 및 직접화 측면에서, 전하 저장을 기반으로 하는 기존의 Floating-Gate(FG) Flash 메모리는 20 nm 이하 공정에서 한계가 예측 되고 있다. 따라서, 이러한 FG Flash 메모리의 한계를 해결하기 위해, 기존에 FET 기반의 FG Flash 구조와 같은 3 terminal이 아닌, Diode와 같은 2 terminal로 동작이 가능한 ReRAM, PRAM, STT-MRAM, PoRAM 등 저항변화를 기반으로 하는 다양한 종류의 차세대 메모리 소자가 연구되고 있다. 그 중, 저항 변화 메모리(ReRAM)는 CMOS 공정 호환성, 3D 직접도, 낮은 소비전력과 빠른 동작 속도 등의 우수한 동작 특성을 가져 차세대 비휘발성 메모리로 주목을 받고 있다. 또한, 상하부 전극의 2 terminal 만으로 소자 구동이 가능하기 때문에 Passive Crossbar-Array(CBA)로 적용하여 플래시 메모리를 대체할 수 있는 유력한 차세대 메모리 소자이다. 하지만, 이를 현실화하기 위해서는 Passive CBA 구조에서 발생할 수 있는 Read Disturb 현상, 즉 Word-Line과 Bit-Line을 통해 선택된 소자를 제외하고 주변의 다른 소자를 통해 흐르는 Sneak Leakage Current(SLC)를 차단하여 소자의 메모리 State를 정확히 sensing하기 위한 연구가 선행 되어야 한다. 따라서, 현재 이러한 이슈를 해결하기 위해서, 많은 연구 그룹에서 Diodes, Threshold Switches와 같은 ReRAM에 Selector 소자를 추가하는 방법, 또는 Self-Rectifying 특성 및 CRS 특성을 보이는 ReRAM 구조를 제안 하여 SLC를 차단하고자 하는 연구가 시도 되고 있지만, 아직까지 기초연구 단계로서 아이디어에 대한 가능성 정도만 보고되고 있는 현실 이다. 이에 본 논문은 Passive CBA구조에서 발생하는 SLC를 해결하기 위한 새로운 아이디어로써, 본 연구 그룹에서 선행 연구로 확보된 안정적인 저항변화 물질인 SiN를 정류 특성을 가지는 n-Si/Ti 기반의 Schottky Diode와 결합함으로써 기존의 CBA 메모리의 Read 동작에서 발생하는 SLC를 차단 할 수 있는 1SD-1R 구조의 메모리 구조를 제작 하였으며, 본 연구 결과 기존에 문제가 되었던 SLC를 차단 할 수 있었다.

  • PDF

차세대 비휘발성 메모리 적용을 위한 Staggered Tunnel Barrier (Si3N4/ZrO2, Si3N4/HfAlO)에 대한 전기적 특성 평가

  • Lee, Dong-Hyeon;Jeong, Hong-Bae;Lee, Yeong-Hui;Jo, Won-Ju
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2011.08a
    • /
    • pp.288-288
    • /
    • 2011
  • 최근 Charge Trap Flash (CTF) Non-Volatile Memory (NVM) 소자가 30 nm node 이하로 보고 되면서, 고집적화 플래시 메모리 소자로 각광 받고 있다. 기존의 CTF NVM 소자의 tunnel layer로 쓰이는 SiO2는 성장의 용이성과 Si 기판과의 계면특성, 낮은 누설전류와 같은 장점을 지니고 있다. 하지만 단일층의 SiO2를 tunnel layer로 사용하는 기존의 Non-Valatile Memory (NVM)는 두께가 5 nm 이하에서 direct tunneling과 Stress Induced Leakage Current (SILC) 등의 효과로 인해 게이트 누설 전류가 증가하여 메모리 보존특성의 감소와 같은 신뢰성 저하에 문제점을 지니고 있다. 이를 극복하기 위한 방안으로, 최근 CTF NVM 소자의 Tunnel Barrier Engineered (TBE) 기술이 많이 접목되고 있는 상황이다. TBE 기술은 SiO2 단일층 대신에 서로 다른 유전율을 가지는 절연막을 적층시킴으로서 전계에 대한 민감도를 높여 메모리 소자의 쓰기/지우기 동작 특성과 보존특성을 동시에 개선하는 방법이다. 또한 터널링 절연막으로 유전률이 큰 High-K 물질을 이용하면 물리적인 두께를 증가시킴으로서 누설 전류를 줄이고, 단위 면적당 gate capacitance값을 늘릴 수 있어 메모리 소자의 동작 특성을 개선할 수 있다. 본 연구에서는 CTF NVM 소자의 trap layer로 쓰이는 HfO2의 두께를 5 nm, blocking layer의 역할을 하는 Al2O3의 두께를 12 nm로 하고, tunnel layer로 Si3N4막 위에 유전율과 Energy BandGap이 유사한 HfAlO와 ZrO2를 적층하여 Program/Erase Speed, Retention, Endurance를 측정을 통해 메모리 소자로서의 특성을 비교 분석하였다.

  • PDF

Low-temperature crystallization of high-dielectric (Ba,Sr)$TiO_3$ thin films for embedded capacitors

  • Cho, Kwang-Hwan;Kang, Min-Gyu;Kang, Chong-Yun;Yoon, Seok-Jin
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2010.03a
    • /
    • pp.21-21
    • /
    • 2010
  • (Ba,Sr)$TiO_3$ (BST) thin film with a perovskite structure has potential for the practical application in various functional devices such as nonvolatile-memory components, capacitor, gate insulator of thin-film transistors, and electro-optic devices for display. Normally, the BST thin films derived from sol-gel and sputtering are amorphous or partially crystalline when processed below $600^{\circ}C$. For the purpose of integrating BST thin film directly into a Si-based read-out integrated circuit (ROIC), it is necessary to process the BST film below $400^{\circ}C$. The microstructural and electrical properties of low-temperature crystallized BST film were studied. The BST thin films have been fabricated at $350^{\circ}C$ by UV-assisted rapidly thermal annealing (RTA). The BST films are in a single perovskite phase and have well-defined electrical properties such as high dielectric constant, low dielectric loss, low leakage current density, and high breakdown voltage. Photoexcitation of the organics contained in the sol-gel-derived films by high-intensity UV irradiation facilitates elimination of the organics and formation of the single-crystalline phase films at low temperatures. The amorphous BST thin film was transformed to a highly (h00)-oriented perovskite structure by high oxygen pressure processing (HOPP) at as low as $350^{\circ}C$. The dielectric properties of BST film were comparable to (or even better than) those of the conventionally processed BST films prepared by sputtering or post-annealing at temperature above $600^{\circ}C$. When external pressure was applied to the well-known contractive BST system during annealing, the nucleation energy barrier was reduced; correspondingly, the crystallization temperature decreased. The UV-assisted RTA and HOPP, as compatible with existing MOS technology, let the BST films be integrated into radio-frequency circuit and mixed-signal integrated circuit below the critical temperature of $400^{\circ}C$.

  • PDF

The Characteristics of Silicon Nitride Films Grown at Low Temperature for Flexible Display (플렉서블 디스플레이의 적용을 위한 저온 실리콘 질화물 박막성장의 특성 연구)

  • Lim, Nomin;Kim, Moonkeun;Kwon, Kwang-Ho;Kim, Jong-Kwan
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.26 no.11
    • /
    • pp.816-820
    • /
    • 2013
  • We investigated the characteristics of the silicon oxy-nitride and nitride films grown by plasma-enhanced chemical vapor deposition (PECVD) at the low temperature with a varying $NH_3/N_2O$ mixing ratio and a fixed $SiH_4$ flow rate. The deposition temperature was held at $150^{\circ}C$ which was the temperature compatible with the plastic substrate. The composition and bonding structure of the nitride films were investigated using Fourier transform infrared spectroscopy (FTIR) and X-ray photoelectron spectroscopy (XPS). Nitrogen richness was confirmed with increasing optical band gap and increasing dielectric constant with the higher $NH_3$ fraction. The leakage current density of the nitride films with a high NH3 fraction decreased from $8{\times}10^{-9}$ to $9{\times}10^{-11}(A/cm^2$ at 1.5 MV/cm). This results showed that the films had improved electrical properties and could be acceptable as a gate insulator for thin film transistors by deposited with variable $NH_3/N_2O$ mixing ratio.