• 제목/요약/키워드: gate switching

검색결과 392건 처리시간 0.023초

턴-오프 시 PT-IGBT의 애노드 전압 강하 모델링 (Modeling of Anode Voltage Drop for PT-IGBT at Turn-off)

  • 류세환;이호길;안형근;한득영
    • 한국전기전자재료학회논문지
    • /
    • 제21권1호
    • /
    • pp.23-28
    • /
    • 2008
  • In this paper, transient characteristics of the Punch Through Insulated Gate Bipolar Transistor (PT-IGBT) have been studied. On the contrary to Non-Punch Through Insulated Gate Bipolar Transistor(NPT-IGBT), it has a buffer layer and reduces switching power loss. It has a simple drive circuit controlled by the gate voltage of the MOSFET and low on-state resistance of the bipolar junction transistor. The transient characteristics of the PT-IGBT have been analyzed analytically. Excess minority carrier and charge distribution in active base region, the rate of anode voltage with time are expressed analytically by adding the influence of buffer layer. The experimental data is obtained from manufacturer. The theoretical predictions of the analysis have been compared with the experimental data obtained from the measurement of a device(600 V, 15 A) and show good agreement.

CNT FEDs with Electron Focusing Structure for HDTV Application

  • Chi, Eung-Joon;Choi, Jong-Sick;Chang, CheolHyeon;Park, Jong-Hwan;Lee, Chul-Ho;Choe, Deok-Hyeon;Lee, Chun-Gyoo
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 한국정보디스플레이학회 2005년도 International Meeting on Information Displayvol.II
    • /
    • pp.1008-1011
    • /
    • 2005
  • In this study, the field emission display with carbon nanotube emitter is developed for the large size HDTV application. Two structures for electron beam focusing are developed on the typical top-gate cathode. The metal grid and focusing gate structure are proved to be effective for the focusing. The data switching voltage for the double gate structure is lower than 30V which is competitive value in respect of the cost for driver electronics. The brightness and color gamut are comparable to those of the commercial product such as CRT.

  • PDF

Power MOSFET에서 Source voltage 저하에 관한 Failure analysis (Failure analysis about deterioration of Source voltage in Power MOSFET)

  • 정재성;김종문;이재혁;하종신;박상득
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2003년도 하계종합학술대회 논문집 II
    • /
    • pp.1109-1112
    • /
    • 2003
  • 본 연구는 switching mode 의 Power NMOSFET failure mode 에 관하여 분석하고 원인을 규명하였다. 분석된 power NMOSFET은 30V급이며, vender A의 상용화 제품이다. 발생한 failure mode는 power switch 회로에서 특정 ID 를 detect 하지 못하는 mode 였다. 측정결과 source voltage 가 저하되었으며, power NMOSFET DC 동작특성 분석 결과 Vgs 변화에 따라 Id 가 저하되었다. Fail 된 power MOSFET 특성값 reference는 동일 LOT의 양품을 선정하였다. De-cap후 Inversion 과 Accumulation mode 별로 Photoemission spectrum analyzer(PSA) 분석 방법을 적용하였다. 결과 accumulation mode 에서 intensity가 감소하였으며, forward diode mode에서 국소적으로 변화하는 영역이 검출되었다. SEM 분석결과 gate metal 과 source metal 의 micro-contact 이 이루어져 있었다. 이 경우 gate metal 과 source metal 사이 close loop 를 형성하여 gate charge량을 변화시켜 power NMOSFET의 출력을 저하하는 failure mode가 발생됨을 분석할 수 있었다.

  • PDF

A Study of SCEs and Analog FOMs in GS-DG-MOSFET with Lateral Asymmetric Channel Doping

  • Sahu, P.K.;Mohapatra, S.K.;Pradhan, K.P.
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제13권6호
    • /
    • pp.647-654
    • /
    • 2013
  • The design and analysis of analog circuit application on CMOS technology are a challenge in deep sub-micrometer process. This paper is a study on the performance value of Double Gate (DG) Metal Oxide Semiconductor Field Effect Transistor (MOSFET) with Gate Stack and the channel engineering Single Halo (SH), Double Halo (DH). Four different structures have been analysed keeping channel length constant. The short channel parameters and different sub-threshold analog figures of merit (FOMs) are analysed. This work extensively provides the device structures which may be applicable for high speed switching and low power consumption application.

점진적인 홀의 주입을 통해 스냅백을 억제한 새로운 구조의 SA-LIGBT (A New Snap-back Suppressed SA-LIGBT with Gradual Hole Injection)

  • 전정훈;이병훈;변대석;이원오;한민구;최열익
    • 대한전기학회논문지:전기물성ㆍ응용부문C
    • /
    • 제49권2호
    • /
    • pp.113-115
    • /
    • 2000
  • The gradual hole injection LIGBT (GI-LIGBT) which employs the dual gate and the p+ injector, was fabricated for eliminating a negative resistance regime and reducing a forward voltage drop in SA-LIGBT. The elimination of the negative resistance regime is successfully achieved by initiating the hole injection gradually. Furthermore, the experimental results show that the forward voltage drop of GI-LIGBT decreases by lV at the current density of 200 $A/cm^2$, when compared with that of the conventional SA-LIGBT. It is also found that the improvement in the on-state characteristics can be obtained without sacrificing the inherent fast switching characteristics of SA-LIGBT.

  • PDF

Reverse-Conducting IGBT Using MEMS Technology on the Wafer Back Side

  • Won, Jongil;Koo, Jin Gun;Rhee, Taepok;Oh, Hyung-Seog;Lee, Jin Ho
    • ETRI Journal
    • /
    • 제35권4호
    • /
    • pp.603-609
    • /
    • 2013
  • In this paper, we present a 600-V reverse conducting insulated gate bipolar transistor (RC-IGBT) for soft and hard switching applications, such as general purpose inverters. The newly developed RC-IGBT uses the deep reactive-ion etching trench technology without the thin wafer process technology. Therefore, a freewheeling diode (FWD) is monolithically integrated in an IGBT chip. The proposed RC-IGBT operates as an IGBT in forward conducting mode and as an FWD in reverse conducting mode. Also, to avoid the destructive failure of the gate oxide under the surge current and abnormal conditions, a protective Zener diode is successfully integrated in the gate electrode without compromising the operation performance of the IGBT.

Carbon Nanotube Gate-Elongated Tunneling Field Transistor(CNT G-E TFET) to Reduce Off-Current

  • 허재;전승배
    • EDISON SW 활용 경진대회 논문집
    • /
    • 제2회(2013년)
    • /
    • pp.240-242
    • /
    • 2013
  • In this paper, novel Carbon Nanotube Gate-Elongated Tunneling Field Transistor(CNT G-E TFET) is proposed. This proposed device is designed to decrease off-current around 2~6 orders of magnitude compared to the gate-channel size matched TFET. Mechanism of CNT G-E TFET creates additional steps in energy band structure so that off-current can be reduced. Since CNT TFETs show a great probability for tunneling processes and they are beneficial for the overall device performance in terms of switching speed and power consumption, CNT G-E TFET looks pretty much promising.

  • PDF

PT-IGBT의 온도에 따른 과도특성해석 (Transient Analysis of PT-IGBT with Different Temperature)

  • 이호길;류세환;이용국;안형근;한득영
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2000년도 하계학술대회 논문집
    • /
    • pp.25-28
    • /
    • 2000
  • In this study, Transient Characteristics of the Punch-Through Insulated Gate Bipolar Transistor (PT-IGBT) has been studied. On the contraty to Non-Punch Through Insulated Gate Bipolar Transistor(NPT-IGBT), PT-IGBT has buffer layer It has a simple drive circuit controlled by the gate voltage of the MOSFET and the low on-state resistance of the bipolar junction transistor. In this paper, the transient characteristics with temperature of the PT-IGBT has been analyzed analytically. PT-IGBT is made to reduce switching power loss. Excess Minority carrier distribution inactive base region and base charge, the rate of voltage with time is expressed analytically to include buffer layer.

  • PDF

LED 배열을 이용한 광논리 게이트에 관한 연구 (A Study on the optical logic gate using LED array)

  • 권원현;박한규
    • 한국통신학회:학술대회논문집
    • /
    • 한국통신학회 1984년도 추계학술발표회논문집
    • /
    • pp.25-27
    • /
    • 1984
  • Using LED sources, the system that performs optical logic function of the input data arrays will be presented. Sixteen possible functions of two binary data arrays, such as AND, OR, NOR and XOR are simply obtained in parallel by controlling LED switching mode. Experimental result and some examples of application will be given.

  • PDF

완전 결합형 ATM 스위치 구조 및 구현 (II부 스위치 엘리먼트 ASIC화 및 스위치 네트워크 구현에 대하여) (Structure and Implementation of Fully Interconnected ATM Switch (Part II : About the implementation of ASIC for Switching Element and Interconnected Network of Switch))

  • 김경수;김근배;박영호;김협종
    • 한국통신학회논문지
    • /
    • 제21권1호
    • /
    • pp.131-143
    • /
    • 1996
  • In this paper, we propose the improved structure of fully interconnected ATM Switch to develop the small sized switch element and represent practical implementation of switch network. As the part II of the full study about structure and implementation of fully interconnected ATM Switch, this paper especially describes the implementation of an ATM switching element with 8 input port and 8 output port at 155 Mbits/sec each. The single board switching element is used as a basic switching block in a small sized ATm switch for ATM LAN Hub and customer access node. This switch has dedicated bus in 12 bit width(8 bit data + 4 bit control signal) at each input and output port, bit addressing and cell filtering scheme. In this paper, we propose a practical switch architecture with fully interconnected buses to implement a small-sized switch and to provide multicast function withoutany difficulty. The design of switching element has become feasible using advanced CMOS technology and Embedded Gate Array technology. And, we also represent Application Specific Integrated Circuit(ASIC) of Switch Output Multiplexing Unit(SOMU) and 12 layered Printed Circuit Board for interconnection network of switch.

  • PDF