

# Reverse-Conducting IGBT Using MEMS Technology on the Wafer Back Side

Jongil Won, Jin Gun Koo, Taepok Rhee, Hyung-Seog Oh, and Jin Ho Lee

**In this paper, we present a 600-V reverse conducting insulated gate bipolar transistor (RC-IGBT) for soft and hard switching applications, such as general purpose inverters. The newly developed RC-IGBT uses the deep reactive-ion etching trench technology without the thin wafer process technology. Therefore, a freewheeling diode (FWD) is monolithically integrated in an IGBT chip. The proposed RC-IGBT operates as an IGBT in forward conducting mode and as an FWD in reverse conducting mode. Also, to avoid the destructive failure of the gate oxide under the surge current and abnormal conditions, a protective Zener diode is successfully integrated in the gate electrode without compromising the operation performance of the IGBT.**

**Keywords:** IGBT, FWD, reverse conduction, RIE, Zener diode.

## I. Introduction

The insulated gate bipolar transistor (IGBT) is widely used as a high voltage semiconductor device for general purpose inverters and motor drivers because it has desirable characteristics for high forward blocking voltage and on-state voltage drop. Much attention has been focused on the development of low cost, small, and highly reliable IGBTs, which show low loss in terms of both the on-state and the off-state. However, it has weak turn-off switching characteristics compared to those of power MOSFETs [1]-[3]. A freewheeling diode (FWD) is needed to conduct reverse operations in many switching applications and is usually used in externally anti-parallel devices with two chips in a package. A further development on the basis of the IGBT is the integration of a reverse diode into the IGBT structure, that is, a reverse conducting IGBT (RC-IGBT). The concept of an RC-IGBT in a productive volume was first realized with an optimization for lamp ballast applications. These RC-IGBTs combine a low saturation voltage and low switching losses of the IGBT [4]-[6]. As the IGBT and FWD are integrated into a monolithic chip, the total chip size, the testing cost, and the package cost are reduced. This also improves the reliability of the power modules due to the parasitic effects brought about by the bonding wires between the IGBT and FWD chips. However, because the RC-IGBT has a thin wafer ( $< 70 \mu\text{m}$ ), the wafer processing of the back side on the collector side is very difficult. Using a thin wafer, the RC-IGBT needs the ability to handle such processing steps as implantation, annealing, back side metallization, and the front side lithographic and etching process that is necessary when the wafers are already thinned [7]. Thus, the fabrication of RC-IGBT is complex and costly for the requirement of a back side process [8].

---

Manuscript received Dec. 14, 2012; revised Mar. 6, 2013; accepted Apr. 1, 2013.

This work was supported by the diffusible technology supports in the field of enterprise and expedition of R&BD commercialization for ETRI-SME;s mutual growth.

Jongil Won (phone: +82 10 4942 3108, moseho@etri.re.kr), Jin Gun Koo (jgkoo@etri.re.kr), and Jin Ho Lee (leejinho@etri.re.kr) are with the Components & Materials Research Laboratory, ETRI, Daejeon, Rep. of Korea.

Taepok Rhee (greghee@paran.com) is with the Semicon Device, Suwon, Rep. of Korea.

Hyung-Seog Oh (ohhs@siliconworks.co.kr) is with the R&D Center, Silicon Works, Daejeon, Rep. of Korea.

<http://dx.doi.org/10.4218/etrij.13.1912.0030>

In this paper, the deep reactive-ion etching (RIE) trench technology that does not require a thin wafer process is utilized to overcome the aforementioned problems encountered in the RC-IGBT. Also, a Zener diode is integrated in our RC-IGBT to prevent the destructive failure of the gate oxide. Therefore, an RC-IGBT structure with an FWD and a protective Zener diode is proposed and demonstrated.

## II. Device Structure and Fabrication

### 1. Proposed Device Structure

Figure 1 shows a cross-sectional view and equivalent circuit of the proposed RC-IGBT with a monolithic FWD and a protective Zener diode. Unlike the conventional RC-IGBT, the proposed RC-IGBT features an easy back side process that does not use a thin wafer. The protective Zener diode is inserted into the electrode between the gate and the emitter.

The reverse and forward conduction states of the proposed device are as follows. The N+ buffer layer/N-drift acts as a cathode (collector of IGBT) of the diode, and the P-body/P+ acts as an anode (emitter of IGBT) of the diode. When the polarity of the collector-emitter voltage is reverse biased, the electrons are provided by the N+ buffer layer electrode at the cathode of the diode, and holes are injected from the P+ electrode at the anode of diode to the N-drift. The junction between the P-body and N-drift becomes forward biased, and it behaves like an FWD, as reflected by Path 1 in Fig. 1(b).

During the forward conduction state of the device, an N-type channel forms due to the gate being forward biased and the electron current beginning to flow from the N+ emitter via the channel to the N+ buffer collector (Path 2). Unlike the conventional IGBT, the RC-IGBT has an electron current path from the emitter to the collector, which means the electrons are no longer confined in the N-drift or N+ buffer. This phenomenon leads to a decay of the minority carrier injection (holes) and conductivity modulation in the N-drift region. It contributes to the snapback characteristic. As the collector voltage becomes higher and when the electron current is large enough, the collector-based junction of the PNP is biased in the forward direction by potential in the P+ substrate/N+ buffer region. Then, the electron current serves as the base drive current for the PNP (Path 3). It induces the injection of the hole current from P+ substrate to N+ buffer (Path 4). The conductivity modulation occurs and improves because of the high level injection of the minority carrier. The IGBT turns on [6]. Consequently, current flow occurs from the collector to the emitter with a component of PNP and MOSFET currents. Also, as shown in Fig. 1, the protective Zener diode is placed between the gate and emitter electrode. The Zener diode is




Fig. 1. (a) Cross-sectional view and (b) equivalent circuit of proposed RC-IGBT. Integrated FWD is formed in P+ emitter, P-body, and N+ buffer layer. Protective Zener diode is located in between gate and emitter electrode of IGBT.

used to protect the gate oxide when a voltage spike and surge current occurs at the gate.

### 2. Device Fabrication

The processes of the proposed device are equal to the normal trench IGBT process and include seven photomasks except for the back side process. The starting material is a double epitaxial layer (N+ buffer layer, N-drift) grown on a heavily doped P+ substrate. An adequate starting material is chosen for a forward blocking ability of over 600 V. A summary of the key front process steps is as follows: 1) trench process; 2) gate and P-body formation; 3) P+ and N+ formation in IGBT emitter region; 4) contact and front metal; 5) back side process. In general, the back side process of the RC-IGBT is that a highly

resistive substrate with a processed front side is grinded to a thickness of about 70  $\mu\text{m}$ , and additional P-/N-doped layers are implanted on the back side of the wafer after photomask patterning. This method of processing is very difficult, and the back side processing costs are high.

We could approach the back side process in another way, and a key process is as follows. The wafer with a processed front side is grinded to a thickness of about 250  $\mu\text{m}$ , and an additional N-doped layer is etched on the back side after photomask patterning. The back side etching is created by deep RIE in the MEMS technology through a photoresist mask of the 8- $\mu\text{m}$  thickness. The summary of the key back side process step of the proposed device and SEM cross-section images of the back side deep etching are shown in Figs. 2 and 3, respectively.

As shown in Fig. 1, the protective Zener diode embedded in the proposed device is connected between the gate and emitter to protect the destructive failure of the gate oxide. It is located under the gate pad metal area, which does not change the




Fig. 2. Back side process step of proposed RC-IGBT.




Fig. 3. SEM cross-sectional view of back side deep trench. Total wafer thickness is set to 250  $\mu\text{m}$ . Trench depth is 180  $\mu\text{m}$ ; trench pitch is 400  $\mu\text{m}$ . Trench depth is brought to focus upon N+ buffer layer position. Residual thickness of wafer is 75  $\mu\text{m}$  after deep trench process.

electrical characteristics of the proposed device, nor is its size increased. It is composed of ten devices based on the poly silicon with a serial connection. The P+ and N+ are implanted on the un-doped poly silicon after the gate patterning of the IGBT. The P+/N+ implantation of the Zener diode is fabricated during the process of the IGBT P+/N+ emitter. It requires no extra photomasking step or implantation process.

### III. Experiment Results

The proposed RC-IGBT is fabricated the same way a conventional punch-through IGBT (PT-IGBT) is fabricated, and their electrical characteristics are compared. The electrical characteristics (forward blocking voltage, forward conducting characteristics, threshold voltage, reverse conducting characteristics, switching performance, protective Zener diode characteristics, and so on) of the conventional device and the proposed device are measured with a 370 Curve Tracer, a 4156 Semiconductor Parameter Analyzer, and a 5300HX Semiconductor Tester.

#### 1. Forward Blocking Voltage

Both the conventional device and the proposed device are based on the 600-V PT-IGBT with a thickness and N-drift resistivity of 65  $\mu\text{m}$  and 18  $\Omega\text{-cm}$ , respectively. In addition, the thickness and resistivity of the N+ buffer layer is 10  $\mu\text{m}$  and 0.03  $\Omega\text{-cm}$ , respectively. Also, to overcome the electric field crowing effect at the periphery junction of the device, the multiple field limit rings are designed to improve the blocking voltage. The field limit rings each have a width of 3  $\mu\text{m}$ , and the number of rings is 11. The total width of the field limit rings




Fig. 4. Forward blocking voltage of proposed and conventional devices at gate voltage  $V_g = 0\text{ V}$  in forward conducting state. Leakage current of devices is below 30  $\mu\text{A}$  at 600 V of collector voltage.




Fig. 5. Forward conducting characteristics of proposed and conventional devices at gate voltage  $V_g = 15$  V with different temperatures. To distinguish between MOSFET and IGBT operations of proposed device, log scale figure is inserted.

is less than  $150 \mu\text{m}$ . Figure 4 shows the measured forward blocking characteristics of the conventional device and the proposed device. The conventional device and the proposed device each have a forward blocking voltage of 710 V.

## 2. Forward Conducting Characteristics

Figure 5 depicts the forward conducting characteristics of the proposed and conventional devices at the room ( $25^\circ\text{C}$ ) and high temperature ( $150^\circ\text{C}$ ). The collector to emitter saturation voltage ( $V_{ce,sat}$ ) is 1.25 V for the conventional IGBT and 1.36 V for the proposed IGBT at the room temperature. At the high temperature, the saturation voltage of the conventional device is equal to the saturation voltage of the proposed device at the room temperature, and the proposed device is increased to 1.43 V. As depicted in Fig. 5, the conventional and proposed devices have either positive or negative temperature coefficients at the intersecting point. The intersecting point of the devices in conjunction with temperature coefficients reveal 10.1 A for the conventional device and 7 A for the proposed device. The main reason for this characteristic is the different influence of the back side diode characteristics. The proposed device has lower performance than the conventional device at the high temperature because the temperature coefficient of the proposed device has a more positive characteristic than that of the conventional device. However, it ensures desirable current sharing within the chip as well as when chips are paralleled to handle larger current [2].

Also, unlike the conventional device, the proposed device shows weak snapback characteristics. In the low current mode (MOSFET operating mode), the N+ buffer layer of the




Fig. 6. Dependence of forward conducting characteristics of proposed device in FWD area.

proposed device provides an electron current path. The P+ substrate/N+ buffer layer junction remains negative biased unless the electron current is large enough. The snapback characteristics depend on the electron current density, which is concerned with the monolithic FWD area. To analyze the electrical tendency of the proposed device in the FWD area, forward conducting characteristics are investigated, as shown in Fig. 6.

As the FWD area increases, the electron current increases. Then, the electron current prevents a minority carrier injection from the P+ substrate (collector), which leads to an IGBT operation delay. As a result, the IGBT operating voltage (move point from MOSFET operation to IGBT operation) and the forward saturation voltage increase. The dependence of the forward conduction characteristics in the diode area shows that RC-IGBT switching applications can be determined by the FWD area.

## 3. Reverse Conducting Characteristics

Figure 7 depicts the reverse conducting characteristics of the conventional device and the proposed device with a reverse bias. The reverse conducting voltage of the proposed device is 3.5 V at the reverse conducting current 1 A. When a reverse conducting state is applied to the proposed device, the P+ substrate/N+ buffer layer junction becomes forward biased. Its reverse conducting characteristics are nearly the same as a general diode except for a higher built-in potential voltage. On the other hand, in the case of the conventional device, the P+ substrate/N+ buffer layer junction becomes reverse biased and is limited by the avalanche breakdown. Also, we investigate the reverse conducting characteristics in the FWD area (Fig. 8).

By decreasing the FWD area, the forward voltage of the




Fig. 7. Reverse conducting characteristics of conventional and proposed device in reverse operating mode.




Fig. 9. Switching waveforms (turn-off current and voltage) of proposed and conventional devices.




Fig. 8. Dependence of reverse conducting characteristics of proposed device in FWD area.

diode is elevated in the reverse conducting state. The diode area has a significant influence on the reverse conducting state.

#### 4. Turn-Off Characteristics

The switching waveforms in the inductive load of the conventional device and the proposed device are shown in Fig. 9. In the turn-off measurements, the devices are turned off at the forward conduction current of 6 A and blocking voltage of 400 V. The turn-off time of the conventional device and the proposed device is 1.5  $\mu\text{s}$  and 1.3  $\mu\text{s}$ , respectively. The proposed device decreases by 13% compared with that of the conventional device, so its turn-off loss is lower.

#### 5. Protective Zener Diode Characteristics

Figure 10 shows the  $I$ - $V$  characteristics of the proposed




Fig. 10. Measured gate oxide breakdown characteristics with/without protective Zener diode.

device with and without the Zener diode. The 10-series of the protective Zener diodes is constructed with polysilicon and has about 60 V of Zener breakdown voltage (BV). The gate oxide thickness of the proposed device is 1,000  $\text{\AA}$ , and the BV of the gate oxide is about 80 V. When an over-voltage or surge current occurs in the gate electrode, the protective Zener diode is activated to protect against a breakdown of the gate oxide. Therefore, the Zener BV must be smaller than the gate oxide BV of the IGBT.

#### IV. Conclusion

In this paper, we proposed a 600-V RC-IGBT for soft and hard switching application that includes a protective Zener diode. The newly developed RC-IGBT using deep RIE trench technology does not require thin wafer handling. Nevertheless, an FWD was monolithically integrated into an IGBT chip. A



Table 1. Summary of experiment results.

Device	Wafer thickness	Forward blocking voltage	Forward conducting voltage	Turn-off time
Conventional device	250 $\mu\text{m}$	710 V	1.25 V@25°C 1.25 V@150°C	1.5 $\mu\text{s}$
Proposed device	250 $\mu\text{m}$		1.36 V@25°C 1.43 V@150°C	1.3 $\mu\text{s}$
RC-IGBT with thin wafer [9]	70 $\mu\text{m}$	600 V	1.45 V@25°C 1.7 V@150°C	0.145 $\mu\text{s}$

fabricated RC-IGBT was verified and compared to a conventional device (PT-IGBT). The electrical characteristics of the conventional device, the proposed device, and an additional RC-IGBT with a thin wafer [9] are summarized in Table 1. Results of the comparison show that the proposed device has lower forward conducting loss but a much higher turn-off time. However, we confirmed that the proposed device can be processed without a thin wafer and makes for a low-cost fabrication technique for switching applications. We aim to further improve performance of the proposed device with a higher turn-off time using an optimized back side diode area and additional lifetime killing technique in the near future.

Additionally, to avoid gate oxide destruction, protective Zener diodes were successfully integrated between the gate and emitter electrode without an additional photomasking step, compromising the operation performance of the IGBT. As a result, the proposed device was successfully demonstrated to have a higher reliability than the conventional device.

## References

- [1] T.K. Khanna, *The Insulated Gate Bipolar Transistor (IGBT): Theory and Design*, Hoboken, NJ: John Wiley & Sons, Inc., 2003.
- [2] B.J. Baliga, *Fundamentals of Power Semiconductor Device*, New York: Springer Science+Business Media Publishing, 2008.
- [3] J. Lutz et al., *Semiconductor Power Devices; Physic, Characteristics, Reliability*, NY: Springer Science+Business Media Publishing, 2011.
- [4] H. Takahashi et al., "1200V Reverse Conducting IGBT," *Proc. ISPSD*, 2004, pp. 133-136.
- [5] S. Voss, F.J. Niedemostheide, and H.J. Schulze, "Anode Design Variation in 1200-V Trench Field Stop Reverse Conducting IGBTs," *Proc. ISPSD*, 2008, pp. 169-172.
- [6] E. Griehl et al., "Light MOS: A New Power Semiconductor Concept Dedicated for Lamp Ballast Application," *IEEE Ind. Appl. Conf.*, 2003, pp. 768-772.
- [7] H. Ruthing et al., "600V Reverse Conducting (RC-) IGBT for

Drives Applications in Ultra-Thin Wafer Technology," *Proc. ISPSD*, 2007, pp. 89-92.

- [8] H. Jiang et al., "Band-to-Band Tunneling Injection Insulated-Gate Bipolar Transistor with a Soft Reverse-Recovery Built-In Diode," *Electron. Dev. Lett.*, vol. 22, no. 12, Sept. 2012, pp. 1684-1686.
- [9] Datasheet of IHD06N60RA. [www.infineon.com/IGBT](http://www.infineon.com/IGBT)



**Jongil Won** received his BS and MS in electronics engineering from Seokyeong University, Seoul, Rep. of Korea, in 2008 and 2010, respectively. Since 2011, he has been a member of the engineering staff at ETRI, Daejeon, Rep. of Korea. His research interests include power semiconductor devices, such as power MOSFET, IGBTs, as well as electrostatic discharge (ESD) protection circuit design.



**Jin Gun Koo** received his BS and ME in electronics engineering from Kyungpook National University, Daegu, Rep. of Korea, in 1980 and 1992, respectively. From 1980 to 1985, he was with the Korean Institute of Electronics Technology (KIET), where he worked on silicon-based device design and process integration of high-speed bipolar transistors. Since 1986, he has been with the semiconductor fields of ETRI, where he is now the head of the Semiconductor Process Team. His interests include MEMS and sensors, power ICs, and semiconductors' equipment and facilities.



**Taepok Rhee** received his MS from the Graduate School of Samsung Electronics Co., Ltd., in 1995. He was with Samsung Semiconductor Co., Ltd, where he worked on silicon-based device design and process integration of LDIs. Since 2004, he has been with Semicon Device (formerly Matrix Semiconductor Co., Ltd.), where he is now the CEO. He is a consultant for New PSS Technology. His interests include power management ICs, MEMS, passive devices, and the fusion of all devices.



**Hyung-Seog Oh** received his BS in electronics engineering from Kyungpook National University, Daegu, Rep. of Korea, in 1988. From 1988 to 2000, he was with LG Semiconductor Co. Ltd, where he worked on process integration of CMOS transistors and micro controller circuit design. Since 2001, he has been with the display driver IC and power management IC circuit design fields of the Silicon Co., Ltd., where he is now the chief of technology officer and a head of the R&D center. His interests include high reliability automotive power switch

and sensor controller merged processes, high efficiency power IC control circuits, and touch sensing circuits.



**Jin Ho Lee** received his BS in physics from Kyungpook National University, Daegu, Rep. of Korea, in 1980 and his MS from Korea University, Seoul, Rep. of Korea, in 1982. He received his PhD from Kyungpook National University in 1998. He joined ETRI, Daejeon, Rep. of Korea, in 1982. He has been working

on the development of semiconductor devices and advanced flat panel display devices, such as memory devices, TFTs, flexible devices, and power devices. At present, Dr. Lee is the managing director of the IT Components and Materials Industry Technology Research Department at ETRI