Browse > Article
http://dx.doi.org/10.5573/JSTS.2013.13.6.647

A Study of SCEs and Analog FOMs in GS-DG-MOSFET with Lateral Asymmetric Channel Doping  

Sahu, P.K. (Department of Electricl Engineering, National Institute of Technology)
Mohapatra, S.K. (Department of Electricl Engineering, National Institute of Technology)
Pradhan, K.P. (Department of Electricl Engineering, National Institute of Technology)
Publication Information
JSTS:Journal of Semiconductor Technology and Science / v.13, no.6, 2013 , pp. 647-654 More about this Journal
Abstract
The design and analysis of analog circuit application on CMOS technology are a challenge in deep sub-micrometer process. This paper is a study on the performance value of Double Gate (DG) Metal Oxide Semiconductor Field Effect Transistor (MOSFET) with Gate Stack and the channel engineering Single Halo (SH), Double Halo (DH). Four different structures have been analysed keeping channel length constant. The short channel parameters and different sub-threshold analog figures of merit (FOMs) are analysed. This work extensively provides the device structures which may be applicable for high speed switching and low power consumption application.
Keywords
DG-MOSFET; gate stack (GS); single & double halo (SH & DH); short channel effects (SCEs); analog circuit FOMs;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Scott Thompson, Paul Packan, Mark Bohr, "MOS Scaling: Transistor Challenges for the 21st Century" Intel Technology Journal, vol. 2, issue 3, 1998.
2 G. K. Cellera, Sorin Cristoloveanu, "Frontiers of silicon-on-insulator" Journal of Applied Physics, vol. 93, 9, 1 May, 2003.
3 S. Venkatesan, G.W. Neudeck, R.F. Pierret, "Dual gate operation and volume inversion in n-channel SOI MOSFET's", IEEE Letter Electron Device, Vol.13, No.1, pp. 44-46, 1992.   DOI   ScienceOn
4 K. Suzuki, Y. Tosaka, T. Tanaka, H. Horie, Y. Arimoto, "Scaling theory of double-gate SOI MOSFET's", IEEE Transactions on Electron Devices, Vol. 40, No.12 , pp.2326-2329, 1993.   DOI   ScienceOn
5 T. Tosaka, K. Suzuki, H. Horie, T. Sugii, "Scalingparameter dependent model for sub threshold swing S in double-gate SOI MOSFET's", IEEE Electron Device Letter, Vol.15, No.11, pp.466-468, 1994.   DOI   ScienceOn
6 C. Wann, K. Noda, T. Tanaka, M. Yoshida, and C. Hu, "A Comparative study of advanced MOSFET concepts", IEEE Transactions on Electron Devices, Vol. 43, pp. 1742, Oct. 1996.   DOI   ScienceOn
7 Endo Tetsuo, M Masatomo, Sakuraba Hiroshi, M Fujio, "Analysis of short channel effects and proposal of scaling theory in Fully-Depleted Double-Gate SOI MOSFET", Transactions of the Institute of Electronics, Information and Communication Engineers , Vol.J82, C-1, No.2, pp.94-95, 1999.
8 D.J. Frank, R.H. Dennard, E. Nowak, P.M. Solomon, Y. Taur, H. Wong, "Device scaling limits of Si MOSFETs and their application dependencies", Proc. IEEE, Vol. 89, No.3, pp. 259-288, 2001.   DOI   ScienceOn
9 Colinge J.P. "Multiple-gate SOI MOSFETs." Solid State Electron, Vol. 48, No.6, pp.897-905, 2004.   DOI   ScienceOn
10 A. Chaudhry, M.J. Kumar, "Controlling shortchannel effects in deep submicron SOI MOSFETS for improved reliability: a review", IEEE Transaction on Device Material Reliability , Vol. 4, No.3, pp. 99-109, 2004.   DOI   ScienceOn
11 Biswajit Ray and Santanu Mahapatra, "Modeling of Channel Potential and Sub threshold Slope of Symmetric Double-Gate Transistor", IEEE Transactions on Electron Devices, Vol. 56, No. 2, 2009.
12 Bin Yu, Clement H. J. Wann, Edward D. Nowak, Kenji Noda and Chenming Hu "Short-Channel Effect Improved by Lateral Channel-Engineering in Deep-Submicronmeter MOSFET's", IEEE Transactions on Electron Devices, Vol. 44, p- 627, 1997.   DOI   ScienceOn
13 Kranti A, Chung TM, Flandre D, Raskin JP. "Laterally asymmetric channel engineering in fully depleted double gate SOI MOSFETs for high performance analog applications", Solid State Electronics, Vol. 48, pp. 947-59, 2004.   DOI   ScienceOn
14 Borse DG, Manjula Rani KN, Jha Neeraj K, Chandorkar AN, Vasi J, Ramgopal Rao V, "Optimization and realization of sub-100-nm channel length single halo p-MOSFETs", IEEE Transactions on Electron Devices, Vol.49, No.6, pp. 1077-8, 2002.   DOI   ScienceOn
15 G. Venkateshwar Reddy, M. J Kumar "Investigation of the novel attributes of a singlehalo double gate SOI MOSFET: 2D simulation study", Microelectronics Journal, Vol-35, pp.761-765, 2004.   DOI   ScienceOn
16 Zunchao Li, Y Jiang, L Zhang. "A single-halo dual-material gate SOI MOSFET", IEDST, pp. 66-9, 2007.
17 C. Hu, "Gate oxide scaling limits and projection" IEDM Tech. Dig. , pp. 319-322, 1996.
18 H.-S. P. Wong "Beyond the conventional transistor" IBM J. Res. & Dev. Vol. 46, No. 2/3, March/May 2002.
19 A. Inani, R. V. Rao, B. Cheng, and J. Woo, "Gate stack architecture analysis and channel engineering in deep sub-micron MOSFETs," Japanese Journal of Applied Physics, , Vol. 38, No. 4B, pp. 2266-2271, 1999.   DOI
20 B. Cheng, M. Cao, P. V. Voorde, W. Greene, H. Stork, Z. Yu, and J. C. S. Woo, "Design considerations of high-K gate dielectrics for sub 0.1-${\mu}m$ MOSFET's," IEEE Transactions on Electron Devices , Vol. 46, No. 1, pp. 261-262, 1999.   DOI   ScienceOn
21 Chakraborty S, Mallik A, Sarkar CK, Ramgopal Rao V, "Impact of halo doping on the subthreshold performance of deep-sub micrometer CMOS devices and circuits for ultralow power analog/mixed signal applications", IEEE Transactions on Electron Devices, Vol. 54, No.2, pp. 241-8, 2007.   DOI   ScienceOn
22 N. Mohankumar, B Syamal, C K Sarkar, "Influence of Channel and Gate Engineering on the Analog and RF Performance of DG MOSFETs", IEEE Transactions on Electron Devices , Vol. 57, No.4, pp. 820-826, Apr. 2010.   DOI   ScienceOn
23 S.M.Sze, "Physics of Semiconductor Devices", John Wiley & Sons, Newyork, 1981.
24 Valeriya Kilchytska, A Nève, L Vancaillie, D Levacq, S Adriaensen, H V Meer, K De Meyer, C Raynaud, M Dehan, J P Raskin, D Flandre, "Influence of Device Engineering on the Analog and RF Performances of SOI MOSFETs", IEEE Transactions on Electron Devices, Vol. 50, No.3, pp. 577-588, Mar. 2003.   DOI   ScienceOn
25 ATLAS manual: SILVACO Int. Santa Clara, 2008.
26 The International Technology Roadmap for Semiconductors. (2011). [Online]. Available: http://public.itrs.net/
27 Ran-Hong Yan, Abbas Ourmazd, and Kwing F. Lee, "Scaling the Si MOSFET: From Bulk to SOI to Bulk", IEEE Transactions on Electron Devices, Vol. 39, No. 7,pp. 1704-1740, Jul. 1992.   DOI   ScienceOn
28 Leland Chang, Y-K Choi, D Ha, P Ranade, S Xiong, J Bokor, C Hu, And T-J King, "Extremely Scaled Silicon Nano-CMOS Devices", Proceedings of The IEEE, Vol. 91, No. 11, pp. 1860 - 1873, Nov. 2003.