• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.39 no.10
• /
• pp.25-34
• /
• 2002

In this paper, silicidation induced Schottky contact area was obtained using the current voltage(I-V) characteristics of shallow cobalt silicided p+-n and n+-p junctions. In reverse bias region, Poole-Frenkel barrier lowering influenced predominantly the reverse leakage current, masking thereby the effect of Schottky contact formation. However, Schottky contact was conclusively shown to be the root cause of the modified I-V behavior of n+-p junction in the forward bias region. The increase of leakage current in silicided n+-p diodes is consistent with the formation of Schottky contact via cobalt slicide penetrating into the p-substrate or near to the junction area and generating trap sites. The increase of reverse leakage current is proven to be attributed to the penetration of silicide into depletion region in case of the perimeter intensive n+-p junction. In case of the area intensive n+-p junction, the silicide penetrated near to the depletion region. There is no formation of Schottky contact in case of the p+-n junction where no increase in the leakage current is monitored. The Schottky contact amounting to less than 0.01% of the total junction was extracted by simultaneous characterization of forward and reverse characteristics of silicided n+-p diode.

• Proceedings of the Materials Research Society of Korea Conference
• /
• 2002.05a
• /
• pp.140-140
• /
• 2002

• Proceedings of the Materials Research Society of Korea Conference
• /
• 1999.11a
• /
• pp.66-66
• /
• 1999

• Proceedings of the Materials Research Society of Korea Conference
• /
• 1999.05a
• /
• pp.105-105
• /
• 1999

• Proceedings of the IEEK Conference
• /
• 2005.11a
• /
• pp.603-606
• /
• 2005

In this paper, the formation and thermal stability of Ni-silicide using Ni-Pd alloys is studied for ultra shallow S/D junction of nano-scale CMOSFETs. There are no different effects when Ni-Pd is used in single structure and TiN capping structure. But, in case of Cobalt interlayer structure, it was found that Pure Ni had lower sheet resistance than Ni-Pd, because of a thick silicide. Also, Ni-Pd has merits that surface of silicide and interface between silicide and silicon have a good morphology characteristics. As a result, Ni-Pd is an optimal candidate for shallow S/D junction when cobalt is used for thermal stability.

• Journal of the Korean Vacuum Society
• /
• v.5 no.1
• /
• pp.48-53
• /
• 1996

We present a microscopic description for generation of 1/f noise in interfaces between cobalt thin film and silicon substrate. Along with surface resistance measurements and transmission electron diffraction observations. 1/f noise power spectral density has been measured for the interfacial structures at the liquid nitrogen temperature . The cobalt films have been deposited by the electron-beam evaporation technique onto p-type (100) silicon in the high vacuum condition. The measured noise power spectral density shows highest magnitude near the structural transition and metallization transition region. The noise magnitude rapidly decreased after the cobalt silicide nucleation. The noise parameter is concluded to be originated form the structural fluctuations.

• Journal of the Microelectronics and Packaging Society
• /
• v.9 no.2
• /
• pp.49-54
• /
• 2002

Cobalt silcides thin films were prepared on Poly-Si/$SiO_2$/Si substrates by Co metal depostion using E-beam evaporation method and rapid thermal annealing for the application of inkjet printing heater. The crystal phases and composition distributions of the films were investigated as functions of the rapid thermal annealing (RTA) temperatures (600~$900^{\circ}C$) and times (20~40 sec). The high temparature thermal stability was also investigated by the analysis of sheet resistance and crystalline properties. The stable $CoSi_2$ phases were obtained by the RTA annealing at $800^{\circ}C$ for 20 seconds showing $0.8 \Omega /\Box$ of sheet resitance. However, the sheet resistances were sharply increased at below $700^{\circ}C$ due to changes of crystalline phases. The temperature resistance coefficient of heating elements was found to be about $0.0014/^{\circ}C$, and the obtained cobalt silicided films can be applied to the printer heating elements.

• Korean Journal of Materials Research
• /
• v.14 no.12
• /
• pp.846-850
• /
• 2004

NiCo silicide films have been fabricated from $300{\AA}-thick\;Ni_{1-x}Co_{x}(x=0.1\sim0.9)$ on Si-substrates by varying RTA(rapid thermal annealing) temperatures from $700^{\circ}C\;to\;1100^{\circ}C$ for 40 sec. Sheet resistance, cross-sectional microstructure, and chemical composition evolution were measured by a four point probe, a transmission electron microscope(TEM), and an Auger depth profilemeter, respectively. For silicides of the all composition and temperatures except for $80\%$ of the Ni composition, we observed small sheet resistance of sub- $7\;{\Omega}/sq.,$ which was stable even at $1100^{\circ}C$. We report that our newly proposed NiCo silicides may obtain sub 50 nm-thick films by tunning the nickel composition and silicidation temperature. New NiCo silicides from NiCo-alloys may be more appropriate for sub-0.1${\mu}m$ CMOS process, compared to conventional single phase or stacked composit silicides.

• Korean Journal of Materials Research
• /
• v.6 no.8
• /
• pp.808-816
• /
• 1996

(100) Si 기판위에 전자 빔 증착법을 이용하여$ 90\AA$두께의 Ti과 $120\AA$두께의 Co를 순차적으로 증착시켰다. 그 후 질소분위기하의 $350-900^{\circ}C$온도구간에서 급속열처리함으로써 (100) Si 기판위의 Co/Ti 이중 박막의 실리사이드화 반응이 일어나게 했으며 이를 XRD, AES, TEM을 이용하여 분석하였다. $500^{\circ}C$이하의 온도에서는 Co원자들이 Ti층쪽으로 빠르게 확산하여 Si와 반응하기 이전에 Ti원자들과 상호 혼합되어 어떠한 실리사이드도 형성되지 않았다. $500^{\circ}C$에서 열처리된 시편의 고분해능전자현미경 영상을 통해 Co-Ti 혼합층과 실리콘 기판과의 계면에서 (100)Si 기판과 정합관계를 가지는 CoSi2가 형성되었음을 확인했다. $600^{\circ}C$열처리에 의해 Co-Ti-Sitka성분 실리사이드가 형성되기 시작하였으며, 형성된 삼성분 실리사이드는 Ti의 out-diffusion에 의해 $900^{\circ}C$ 이상의 온도에서는 불안정하였다. Co/Ti이중 박막에 의해 형성된 CoSi2는 실리콘 기판과 평탄한 계면을 가지며 실리콘 기판에 대해 (100)우선성장방위를 가졌다.

• Journal of the Korean institute of surface engineering
• /
• v.35 no.6
• /
• pp.377-382
• /
• 2002

We investigated the appropriate wet cleaning process for Co-Ti-Si compounds formed on top of cobalt disilicide made from Co/Ti deposition and two rapid thermal annealing (RTA). We employed three wet cleaning processes, WP1 ($H_2$SO$_4$ etchant), WP2 ($NH_4$OH etchant), and WP3 which execute sequentially WP1 and WP2 after the first RTA. All samples were cleaned with BOE etchant after the second RTA. We characterized the sheet resistance with process steps by a four-point probe, the microstructure evolution by a cross detail sectional transmission electron microscope, a Auger depth profiler, and a X-ray diffractometer (XRD). We confirmed WP3 wet cleaning process were the most suitable to remove CoTiSi layer selectively.