• Title/Summary/Keyword: barrier lowering

Search Result 135, Processing Time 0.025 seconds

A study of Compositional range of Ti-Si-N films for the ULSI diffusion barrier layer (ULSI 확산억제막으로 적합한 Ti-Si-N의 조성 범위에 관한 연구)

  • 박상기;강봉주;양희정;이원희;이은구;김희재;이재갑
    • Journal of the Korean Vacuum Society
    • /
    • v.10 no.3
    • /
    • pp.321-327
    • /
    • 2001
  • Ti-Si-N films obtained by using RF reactive sputtering of targets with various Ti/Si ratios in a $N_2(Ar+N_2)$ gas mixture have been investigated in terms of films resistivity and diffusion barrier performance. The chemical bonding state of Si in the Ti-Si-N film which contained a higher Si content was in the form of amorphous $Si_3N_4$, producing increased film resistivity with increased $N_2$flow rate. Lowering the Si content in the deposited Ti-Si-N film favored the formation of crystalline TiN even at low $N_2$flow rates, and leads to low film resistivity. In addition increasing the N content led to Ti-Si-N films having a higher density and compressive stress, suggesting that the N content in the films appear to be one of the most important factors affecting the diffusion barrier characteristics. Consequently, we proposed the optimum composition in the range of 29~49 at.% of Ti, 6~20 at.% of Si, and 45~55 at.% of N for the Ti-Si-N films having both low resistivity and excellent diffusion barrier performance.

  • PDF

Study on Electrical Characteristics of Ideal Double-Gate Bulk FinFETs (이상적인 이중-게이트 벌크 FinFET의 전기적 특성고찰)

  • Choi, Byung-Kil;Han, Kyoung-Rok;Park, Ki-Heung;Kim, Young-Min;Lee, Jong-Ho
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.11 s.353
    • /
    • pp.1-7
    • /
    • 2006
  • 3-dimensional(3-D) simulations of ideal double-gate bulk FinFET were performed extensively and the electrical characteristics. were analyzed. In 3-D device simulation, we changed gate length($L_g$), height($H_g$), and channel doping concentration($N_b$) to see the behaviors of the threshold voltage($V_{th}$), DIBL(drain induced barrier lowering), and SS(subthreshold swing) with source/drain junction depth($X_{jSDE}$). When the $H_g$ is changed from 30 nm to 45nm, the variation gives a little change in $V_{th}$(less than 20 mV). The DIBL and SS were degraded rapidly as the $X_{jSDE}$ is deeper than $H_g$ at low fin body doping($1{\times}10^{16}cm^{-3}{\sim}1{\times}10^{17}cm^{-3}$). By adopting local doping at ${\sim}10nm$ under the $H_g$, the degradation could be suppressed significantly. The local doping also alleviated $V_{th}$ lowering by the shallower $X_{jSDE}\;than\;H_g$ at low fin body doping.

Influence on Short Channel Effects by Tunneling for Nano structure Double Gate MOSFET (나노구조 이중게이트 MOSFET에서 터널링이 단채널효과에 미치는 영향)

  • Jung, Hak-Kee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.10 no.3
    • /
    • pp.479-485
    • /
    • 2006
  • The double gate(DG) MOSFET is a promising candidate to further extend the CMOS scaling and provide better control of short channel effect(SCE). DGMOSFETs, having ultra thin undoped Si channel for SCEs control, ale being validated for sub-20nm scaling. A novel analytical transport model for the subthreshold mode of DGMOSFETs is proposed in this paper. The model enables analysis of short channel effect such as the subthreshold swing(SS), the threshold voltage roil-off$({\Delta}V_{th})$ and the drain induced barrier lowering(DIBL). The proposed model includes the effects of thermionic emission and quantum tunneling of carriers through the source-drain barrier. An approximative solution of the 2D Poisson equation is used for the distribution of electric potential, and Wentzel-Kramers-Brillouin approximation is used for the tunneling probability. The new model is used to investigate the subthreshold characteristics of a double gate MOSFET having the gate length in the nanometer range $(5-20{\sim}nm)$ with ultra thin gate oxide and channel thickness. The model is verified by comparing the subthreshold swing and the threshold voltage roll-off with 2D numerical simulations. The proposed model is used to design contours for gate length, channel thickness, and gate oxide thickness.

Characterization of Lateral Type Field Emitters with Carbon-Based Surface Layer

  • Lee, Myoung-Bok;Lee, Jae-Hoon;Kwon, Ki-Rock;Lee, Hyung-Ju;Hahm, Sung-Ho;Lee, Jong-Hyun;Lee, Jung-Hee;Choi, Kyu-Man
    • Journal of Information Display
    • /
    • v.2 no.3
    • /
    • pp.60-65
    • /
    • 2001
  • Lateral type poly-silicon field emitters were fabricated by utilizing the LOCOS (Local Oxidation of Silicon) process. For the implementation 'of an ideal field emission device with quasi-zero tunneling barrier, a new and fundamental approach has used conducted by introducing an intelligent carbon-based thin layer on the cathode tip surface via a field-assisted self-aligning of carbon (FASAC) process. Fundamental lowering of the turn-on field for the electron emission was feasible through the control of both the tip shape and surface barrier height.

  • PDF

Metal-Semiconductor-Metal Photodetector Fabricated on Thin Polysilicon Film (다결정 실리콘 박막으로 구성된 Metal-Semiconductor-Metal 광검출기의 제조)

  • Lee, Jae-Sung;Choi, Kyeong-Keun
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.30 no.5
    • /
    • pp.276-283
    • /
    • 2017
  • A polysilicon-based metal-semiconductor-metal (MSM) photodetector was fabricated by means of our new methods. Its photoresponse characteristics were analyzed to see if it could be applied to a sensor system. The processes on which this study focused were an alloy-annealing process to form metal-polysilicon contacts, a post-annealing process for better light absorption of as-deposited polysilicon, and a passivation process for lowering defect density in polysilicon. When the alloy annealing was achieved at about $400^{\circ}C$, metal-polysilicon Schottky contacts sustained a stable potential barrier, decreasing the dark current. For better surface morphology of polysilicon, rapid thermal annealing (RTA) or furnace annealing at around $900^{\circ}C$ was suitable as a post-annealing process, because it supplied polysilicon layers with a smoother surface and a proper grain size for photon absorption. For the passivation of defects in polysilicon, hydrogen-ion implantation was chosen, because it is easy to implant hydrogen into the polysilicon. MSM photodetectors based on the suggested processes showed a higher sensitivity for photocurrent detection and a stable Schottky contact barrier to lower the dark current and are therefore applicable to sensor systems.

Improved Electrical Properties of Indium Gallium Zinc Oxide Thin-Film Transistors by AZO/Ag/AZO Multilayer Electrode

  • No, Young-Soo;Yang, Jeong-Do;Park, Dong-Hee;Kim, Tae-Whan;Choi, Ji-Won;Choi, Won-Kook
    • Journal of Sensor Science and Technology
    • /
    • v.22 no.2
    • /
    • pp.105-110
    • /
    • 2013
  • We fabricated an a-IGZO thin film transistor (TFT) with AZO/Ag/AZO transparent multilayer source/drain contacts by rf magnetron sputtering. a-IGZO TFT with AZO/Ag/AZO multilayer S/D electrodes (W/L = 400/50 ${\mu}m$) showed a subs-threshold swing of 3.78 V/dec, a minimum off-current of $10^{-12}$ A, a threshold voltage of 0.41 V, a field effect mobility of $10.86cm^2/Vs$, and an on/off ratio of $9{\times}10^9$. From the ultraviolet photoemission spectroscopy, it was revealed that the enhanced electrical performance resulted from the lowering of the Schottky barrier between a-IGZO and Ag due to the insertion of an AZO layer and thus the AZO/Ag/AZO multilayer would be very appropriate for a promising S/D contact material for the fabrication of high performance TFTs.

The Effect of Innovation Resistance of Users on Intention to Use Mobile Health Applications (이용자의 혁신저항이 모바일 건강 앱 이용의도에 미치는 영향)

  • Kim, Dong Hun;Lee, Yong Jeong
    • Journal of the Korean BIBLIA Society for library and Information Science
    • /
    • v.31 no.1
    • /
    • pp.5-20
    • /
    • 2020
  • The study aimed at identifying the causes of the high level of health application but the low level of use. In other words, the effects of user's innovation resistance (use barrier, value barrier, risk barrier, traditional barrier, image barrier, etc.) were examined. For this study, 378 valid responses were collected by conducting surveys with college students. Findings indicated the higher the level of image barrier of the user, the higher the degree of innovation resistance for the health application, and the higher the degree of innovation resistance, the lower intention of continuous use and recommendation. In addition, the level of use barriers, value barriers and traditional barriers did not have a significant effect on the degree of innovation resistance, suggesting that users familiar with smartphones have low resistance to health applications. The study deepens the theoretical discussion about the adoption and continuous use of new technologies by explaining the use of health applications in the theory of innovation resistance. The findings of the study provide the practical implications that lowering the image barriers rather than the usage barriers, value barriers and traditional barriers will be effective for the adoption and continuous use of health applications.

Analysis on DIBL of DGMOSFET for Device Parameters

  • Jung, Hak-Kee
    • Journal of information and communication convergence engineering
    • /
    • v.9 no.6
    • /
    • pp.738-742
    • /
    • 2011
  • This paper has studied drain induced barrier lowering(DIBL) for Double Gate MOSFET(DGMOSFET) using analytical potential model. Two dimensional analytical potential model has been presented for symmetrical DGMOSFETs with process parameters. DIBL is very important short channel effects(SCEs) for nano structures since drain voltage has influenced on source potential distribution due to reduction of channel length. DIBL has to be small with decrease of channel length, but it increases with decrease of channel length due to SCEs. This potential model is used to obtain the change of DIBL for DGMOSFET correlated to channel doping profiles. Also device parameters including channel length, channel thickness, gate oxide thickness and doping intensity have been used to analyze DIBL.

Control of Short-Channel Effects in Nano DG MOSFET Using Gaussian-Channel Doping Profile

  • Charmi, Morteza
    • Transactions on Electrical and Electronic Materials
    • /
    • v.17 no.5
    • /
    • pp.270-274
    • /
    • 2016
  • This article investigates the use of the Gaussian-channel doping profile for the control of the short-channel effects in the double-gate MOSFET whereby a two-dimensional (2D) quantum simulation was used. The simulations were completed through a self-consistent solving of the 2D Poisson equation and the Schrodinger equation within the non-equilibrium Green’s function (NEGF) formalism. The impacts of the p-type-channel Gaussian-doping profile parameters such as the peak doping concentration and the straggle parameter were studied in terms of the drain current, on-current, off-current, sub-threshold swing (SS), and drain-induced barrier lowering (DIBL). The simulation results show that the short-channel effects were improved in correspondence with incremental changes of the straggle parameter and the peak doping concentration.

Fabrication and Characterization of Cr-Si Schottky Nanodiodes Utilizing AAO Templates

  • Gwon, Nam-Yong;Seong, Si-Hyeon;Jeong, Il-Seop
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2013.02a
    • /
    • pp.600-600
    • /
    • 2013
  • We have fabricated Cr nanodot Schottky diodes utilizing AAO templates formed on n-Si substrates. Three different sizes of Cr nanodots (about 75.0, 57.6, and 35.8 nm) were obtained by controlling the height of the AAO template. Cr nanodot Schottky diodes showed a rectifying behavior with low SBHs of 0.17~0.20 eV and high ideality factors of 5.6~9.2 compared to those for the bulk diode. Also, Cr nanodot Schottky diodes with smaller diameters yield higher current densities than those with larger diameters. These electrical behaviors can be explained by both Schottky barrier height (SBH) lowering effects and enhanced tunneling current due to the nanoscale size of the Schottky contact. Also, we have fabricated Cr-Si nanorod Schottky diodes with three different lengths (130, 220, and 330 nm) by dry etching of n-Si substrate. Cr-Si nanorod Schottky diodes with longer nanorods yield higher reverse current than those with shorter nanorods due to the enhanced electric field, which is attributed to a high aspect ratio of Si nanorod.

  • PDF