Study on Electrical Characteristics of Ideal Double-Gate Bulk FinFETs
![]() |
Choi, Byung-Kil
(School of Electrical Engineering and Computer Science, Kyungpook University)
Han, Kyoung-Rok (School of Electrical Engineering and Computer Science, Kyungpook University) Park, Ki-Heung (School of Electrical Engineering and Computer Science, Kyungpook University) Kim, Young-Min (School of Electrical Engineering and Computer Science, Kyungpook University) Lee, Jong-Ho (School of Electrical Engineering and Computer Science, Kyungpook University) |
1 | Yang-Kyu Choi, Kazuya Asano, Nick Lindert, Vivek Subramanian, Tsu-Jae King, Jeffrey Bokor and Chenming Hu, 'Ultra-thin body SOI MOSFET for deep-sub-tenth micron era,' in IEDM Tech. Dig., Dec. 1999, pp. 919-921 DOI |
2 | Gulzar A. Kathawala, Brain Winstead and Umberto Ravaidi, 'Monte Carlo simulation of double-gate MOSFETs,' IEEE Trans. Electron Devices, vol. 50, no. 12, pp. 2467-2473, Dec. 2003 DOI ScienceOn |
3 | Kwang-Ho Back, Kyung-Rok Han and Jong-Ho Lee, 'Corner effect in body-tied double/triple-gate MOSFETs implemented on bulk Si wafers,' in Si Nanoelectronics Tech. Dig., 2004, pp. 47-48 |
4 | J. G. Fossum, J. -W. Yang and V. P. Trivedi, 'Suppression of corner effect in triple-gate MOSFETs,' IEEE Electron Device Lett, vol. 24, no. 12, pp. 745-747, Dec. 2003 DOI ScienceOn |
5 | B. Doyle, B. Boyanov, S. Datta, M. Doczy, S. Hareland, B. Jin, J. Kavalieros, T. Linton, R. Rios and R. Chau, 'Tri-gate fully-depleted CMOS transistor: fabrication, design and layout,' in Symp. VLSI Tech. Dig., June 2003, pp. 133-134 |
6 | SILVACO International, ATLAS User's Manual |
7 | T. Park, S. Choi, D. H. Lee, J. R. Yoo, B. C. Lee, J. Y. Kim, C. G. Lee, K. K. Chi, S. H. Hong, S. J. Hyun, Y. G. Shin, J. N. Han, I. S. Park, U I. Chung, J. T. Moon, E. Yoon, and J. H. Lee, 'Fabrication of body-tied FinFETs (Omega MOSFETs) using bulk Si wafers,' in Symp. on VLSI Tech. Dig., 2003, pp. 135-136 |
8 | T. Park, H. J. Choe, S. Y. Han, S.-M. Jung, B. Y. Nam, O. I. Kwon, J. N. Han, H. S. Kang, M. C. Chae, G. S. Yeo, S. W. Lee, D. Y. Lee, D. Park, K. Kim, E. Yoon, and J. H. Lee, 'Static noise margin of the full DG-CMOS SRAM cell using bulk FinFETs (Omega MOSFETs),' in IEDM Tech. Dig., Dec. 2003, pp. 27-30 DOI |
9 | Xuejue Huang, Wen-Chin Lee, Charles Kuo, Digh Hisamotom, Leland Chang, Jakub Kedzierski, Erik Anderson, Hideki Takeuchi, Yang-Kyu Choi, Kazuya Asano, Vivek Subramanian, Tsu-Jae King and Chenming Hu, 'Sub-50 nm p-channel FinFET,' IEEE Trans. Electron Devices, vol. 48, no. 5, pp. 880-886, May 2003 DOI ScienceOn |
10 | Tai-su Park, Euijoon Yoon, Jong-Ho Lee, 'A 40nm body-tied FinFET (OMEGA MOSFET) using bulk Si wafer,' Physica E, vol. 19, pp. 612, 2003 DOI ScienceOn |
11 | Jakub Kedzierski, Meikei Ieong, Edward Nowak, Thomas S. Kanarsky, Ying Zhang, Ronnen Roy, Diane Boyd, David Fried and H.-S. Philip Wong, 'Extension and source/drain design for high-performance FinFET devices,' IEEE Trans. Electron Devices, vol. 50, no. 4, pp. 952-958, Apr. 2003 DOI ScienceOn |
12 | International Technology Roadmap for Semiconductors 2005 (http://public.itrs.net) |
13 | E. J. Nowak, T. Ludwig, I. Aller, J. Kedzierski, M. Ieong, B. Rainey, M. Breitwisch, V. Gernhoefer, J. Keinert and D. M. Fried, 'Scaling beyond the 65 nm node with FinFET-DGCMOS,' IEEE Proc. Custom Integrated Circuit, pp. 339-342, Sep. 2003 DOI |
![]() |