• Title/Summary/Keyword: a-Si:H TFTs

Search Result 95, Processing Time 0.022 seconds

Fabrication and Characteristics of a-Si : H TFT for Image Sensor (영상센서를 위한 비정질 실리콘 박막트랜지스터의 제작 및 특성)

  • Kim, Young-Jin;Park, Wug-Dong;Kim, Ki-Wan;Choi, Kyu-Man
    • Journal of Sensor Science and Technology
    • /
    • v.2 no.1
    • /
    • pp.95-99
    • /
    • 1993
  • a-Si : H TFTs for image sensor have been fabricated and their operational characteristics have been investigated. Hydrogenated amorphous silicon nitride(a-SiN : H) films were used for the gate insulator and $n^{+}$-a-Si : H films were depostied for the source and drain contact. The thicknesses of a-SiN : H and a-Si : H films were $2000{\AA}$, respectively and the thickness of $n^{+}$-a-Si : H film was $500{\AA}$. Also the channel length and channel width of a-Si : H TFTs were $50{\mu}m$ and $1000{\mu}m$, respectively. The ON/OFF current ratio, threshold voltage, and field effect mobility of fabricated a-Si : H TFTs were $10^{5}$, 6.3 V, and $0.15cm^{2}/V{\cdot}s$, respectively.

  • PDF

High rate deposition of poly-si thin films using new magnetron sputtering source

  • Boo, Jin-Hyo;Park, Heon-Kyu;Nam, Kyung-Hoon;Han, Jeon-Geon
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2000.02a
    • /
    • pp.186-186
    • /
    • 2000
  • After LeComber et al. reported the first amorphous hydrogenated silicon (a-Si: H) TFT, many laboratories started the development of an active matrix LCDs using a-Si:H TFTs formed on glass substrate. With increasing the display area and pixel density of TFT-LCD, however, high mobility TFTs are required for pixel driver of TF-LCD in order to shorten the charging time of the pixel electrodes. The most important of these drawbacks is a-Si's electron mobiliy, which is the speed at which electrons can move through each transistor. The problem of low carier mobility for the a-Si:H TFTs can be overcome by introducing polycrystalline silicon (poly-Si) thin film instead of a-Si:H as a semiconductor layer of TFTs. Therefore, poly-Si has gained increasing interest and has been investigated by many researchers. Recnetly, fabrication of such poly-Si TFT-LCD panels with VGA pixel size and monolithic drivers has been reported, . Especially, fabricating poly-Si TFTs at a temperature mach lower than the strain point of glass is needed in order to have high mobility TFTs on large-size glass substrate, and the monolithic drivers will reduce the cost of TFT-LCDs. The conventional methods to fabricate poly-Si films are low pressure chemical vapor deposition (LPCVD0 as well as solid phase crystallization (SPC), pulsed rapid thermal annealing(PRTA), and eximer laser annealing (ELA). However, these methods have some disadvantages such as high deposition temperature over $600^{\circ}C$, small grain size (<50nm), poor crystallinity, and high grain boundary states. Therefore the low temperature and large area processes using a cheap glass substrate are impossible because of high temperature process. In this study, therefore, we have deposited poly-Si thin films on si(100) and glass substrates at growth temperature of below 40$0^{\circ}C$ using newly developed high rate magnetron sputtering method. To improve the sputtering yield and the growth rate, a high power (10~30 W/cm2) sputtering source with unbalanced magnetron and Si ion extraction grid was designed and constructed based on the results of computer simulation. The maximum deposition rate could be reached to be 0.35$\mu$m/min due to a high ion bombardment. This is 5 times higher than that of conventional sputtering method, and the sputtering yield was also increased up to 80%. The best film was obtained on Si(100) using Si ion extraction grid under 9.0$\times$10-3Torr of working pressure and 11 W/cm2 of the target power density. The electron mobility of the poly-si film grown on Si(100) at 40$0^{\circ}C$ with ion extraction grid shows 96 cm2/V sec. During sputtering, moreover, the characteristics of si source were also analyzed with in situ Langmuir probe method and optical emission spectroscopy.

  • PDF

Active control of field emitter arrays with a-Si:H TFTs (비정질 실리콘 박막 트랜지스터에 의한 전계방출기 어레이의 능동제어)

  • 엄현석;송윤호;강승열;정문연;조영래;황치선;이상균;김도형;이진호
    • Proceedings of the IEEK Conference
    • /
    • 2000.11b
    • /
    • pp.33-36
    • /
    • 2000
  • Active-controlled field emitter arrays (ACFEAs) are developed by monolithically integrating molybdenum field emitter arrays with amorphous silicon thin film transistors (a-Si:H TFTs) on glass substrate. Transfer and output characteristics of the fabricated ACFEAs showed that the emission currents of FEAs can be accurately controlled by the gate bias voltages of TFTs. Also, the emission currents of the ACFEAs kept stable without any fluctuations during the 30 min-operation.

  • PDF

The Fabrication of a-Si:H TFT Improving Parasitic Capacitance of Source-Drain (소오스-드레인 기생용량을 개선한 박막트랜지스터 제조공정)

  • 허창우
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.8 no.4
    • /
    • pp.821-825
    • /
    • 2004
  • The a-Si:H TFTs decreasing parasitic capacitance of source-drain is fabricated on glass. The structure of a-Si:H TFTs is inverted staggered. The gate electrode is formed by patterning with length of 8 ${\mu}m∼16 ${\mu}m. and width of 80∼200 ${\mu}m after depositing with gate electrode (Cr) 1500 under coming 7059 glass substrate. We have fabricated a-SiN:H, conductor, etch-stopper and photoresistor on gate electrode in sequence, respectively. The thickness of these thin films is formed with a-SiN:H (2000 ), a-Si:H(2000 ) and n+a-Si:H (500). We have deposited n+a-Si:H ,NPR(Negative Photo Resister) layer after forming pattern of Cr gate electrode by etch-stopper pattern. The NPR layer by inverting pattern of upper gate electrode is patterned and the n+a-Si:H layer is etched by the NPR pattern. The NPR layer is removed. After Cr layer is deposited and patterned, the source-drain electrode is formed. The a-Si:H TFTs decreasing parasitic capacitance of source-drain has channel length of 8 ~20 ${\mu}m and channel width of 80∼200 ${\mu}m. And it shows drain current of 8 ${\mu}A at 20 gate voltages, Ion/Ioff ratio of 108 and Vth of 4 volts.

Importance of Gate $SiN_x$ Properties Related to a-Si:H TFT Instability

  • Tsai, Chien-Chien;Lee, Yeong-Shyang;Shih, Ching-Chieh;Hsu, Chung-Yi;Liang, Chung-Yu;Lin, Y.M.;Gan, Feng-Yuan
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2006.08a
    • /
    • pp.711-714
    • /
    • 2006
  • Properties of silicon nitride ($SiN_x$) film including physical and electrical characteristics have been studied for improving the stability of hydrogenated amorphous silicon thin-film transistors (a-Si TFTs) in active-matrix liquid-crystal displays (AMLCDs). The instability of a-Si:H TFTs is estimated by accelerated stress test of both bias-temperature stress and bias-illumination stress. The results show that the deposition conditions of $SiN_x$ films with higher power and lower pressure are the best choice for improving the on-current and stability of TFTs.

  • PDF

Development of a New Hybrid Silicon Thin-Film Transistor Fabrication Process

  • Cho, Sung-Haeng;Choi, Yong-Mo;Kim, Hyung-Jun;Jeong, Yu-Gwang;Jeong, Chang-Oh;Kim, Shi-Yul
    • Journal of Information Display
    • /
    • v.10 no.1
    • /
    • pp.33-36
    • /
    • 2009
  • A new hybrid silicon thin-film transistor (TFT) fabrication process using the DPSS laser crystallization technique was developed in this study to realize low-temperature poly-Si (LTPS) and a-Si:H TFTs on the same substrate as a backplane of the active-matrix liquid crystal flat-panel display (AMLCD). LTPS TFTs were integrated into the peripheral area of the activematrix LCD panel for the gate driver circuit, and a-Si:H TFTs were used as a switching device of the pixel electrode in the active area. The technology was developed based on the current a-Si:H TFT fabrication process in the bottom-gate, back-channel etch-type configuration. The ion-doping and activation processes, which are required in the conventional LTPS technology, were thus not introduced, and the field effect mobility values of $4\sim5cm^2/V{\cdot}s$ and $0.5cm^2/V{\cdot}s$ for the LTPS and a-Si:H TFTs, respectively, were obtained. The application of this technology was demonstrated on the 14.1" WXGA+(1440$\times$900) AMLCD panel, and a smaller area, lower power consumption, higher reliability, and lower photosensitivity were realized in the gate driver circuit that was fabricated in this process compared with the a-Si:H TFT gate driver integration circuit

TWO DIMENSIONAL NUMERICAL SIMULATION PROGRAM FOR HYDROGENATED AMORPHOUS SILICON THIN FILM TRANSISTORS

  • Choi, Jong-S.;Neudeck, Gerold W.
    • Proceedings of the KIEE Conference
    • /
    • 1994.11a
    • /
    • pp.252-257
    • /
    • 1994
  • A non-uniform finite-difference Thin Film Transistor Simulation Program (TFTSP) has been developed for hydrogenated amorphous silicon TFTs. TFTSP was developed to remove as many of simplifying assumptions as possible and to provide flexibility in the modeling of TFTs so that different model assumptions may be analyzed and compared. In order to insure its usefulness and versatility as an analytic and design tool it is important for the code to satisfy a number of conditions. However, at the beginning stage of the program development, this paper shows that the code can compute the static terminal characteristics of a-Si:H TFTs under a wide range of bias conditions to allow for comparison of the model with experiment. Some of those comparisons include transfer characteristics and I-V characteristics. TFTSP will be refined to conveniently model the performances of TFTs of different designs and to analyze many anomalous behaviors and factors of a-Si:H TFTs.

  • PDF

Recrystallized poly-Si TFTs on metal substrate (금속기판에서 재결정화된 규소 박막 트랜지스터)

  • 이준신
    • Electrical & Electronic Materials
    • /
    • v.9 no.1
    • /
    • pp.30-37
    • /
    • 1996
  • Previously, crystallization of a-Si:H films on glass substrates were limited to anneal temperature below 600.deg. C, over 10 hours to avoid glass shrinkage. Our study indicates that the crystallization is strongly influenced by anneal temperature and weakly affected by anneal duration time. Because of the high temperature process and nonconducting substrate requirements for poly-Si TFTs, the employed substrates were limited to quartz, sapphire, and oxidized Si wafer. We report on poly-Si TFT's using high temperature anneal on a Si:H/Mo structures. The metal Mo substrate was stable enough to allow 1000.deg. C anneal. A novel TFT fabrication was achieved by using part of the Mo substrate as drain and source ohmic contact electrode. The as-grown a-Si:H TFT was compared to anneal treated poly-Si TFT'S. Defect induced trap states of TFT's were examined using the thermally stimulated current (TSC) method. In some case, the poly-Si grain boundaries were passivated by hydrogen. A-SI:H and poly-Si TFT characteristics were investigated using an inverted staggered type TFT. The poly -Si films were achieved by various anneal techniques; isothermal, RTA, and excimer laser anneal. The TFT on as grown a-Si:H exhibited a low field effect mobility, transconductance, and high gate threshold voltage. Some films were annealed at temperatures from 200 to >$1000^{\circ}C$ The TFT on poly-Si showed an improved $I_on$$I_off$ ratio of $10_6$, reduced gate threshold voltage, and increased field effect mobility by three orders. Inverter operation was examined to verify logic circuit application using the poly Si TFTs.

  • PDF

A Study on the Physical Parameters of Amorphous Silicon using a Two-Dimensional Device Simulator(TFT2DS) (이차원 소자 시뮬레이터를 이용한 비정질 실리콘 물성 파라메타에 관한 연구)

  • 곽지훈;최종선
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1997.04a
    • /
    • pp.168-171
    • /
    • 1997
  • TFT2DS was developed to provide the usefulness as an analytic and design tool. The static characteristics of a-Si:H TFTs demonstrated a good agreement between simulated and measured data. This paper shows that TFT2DS can optimize the physical parameters of a-Si:H through sensitivity simulations and compute the static characteristics of a-Si:H TFTs. Moreover, through the sensitivity study of the parameters, it is shown that the optimizations of both the physical parameters of a-Si:H and the parameters of a-Si:H deposition, which must be inter-related, might be possibl.

  • PDF

Effect of Channel Length on Electrical Characteristics of a Bendable a-Si:H TFTs (밴더블 a-Si:H 박막트랜지스터의 전기적 특성에 미치는 채널 길이의 영향)

  • Oh, Hyungon;Cho, Kyoungah;Kim, Sangsig
    • Journal of IKEEE
    • /
    • v.20 no.3
    • /
    • pp.330-332
    • /
    • 2016
  • In this study, we investigate the influence of channel length of bendable a-Si:H thin film transistors (TFTs) on their electrical characteristics as a function of bending strain. Under a tensile strain of 1.69%, $8{\mu}m$-channel-length TFT has the threshold voltage shift up to 5.25 V, while $100{\mu}m$-channel-length TFT operates stably.