• Title/Summary/Keyword: Two-level voltage-source inverter

Search Result 38, Processing Time 0.024 seconds

Design and Implementation of a Multi Level Three-Phase Inverter with Less Switches and Low Output Voltage Distortion

  • Ahmed, Mahrous E.;Mekhilef, Saad
    • Journal of Power Electronics
    • /
    • v.9 no.4
    • /
    • pp.593-603
    • /
    • 2009
  • This paper proposes and describes the design and operational principles of a three-phase three-level nine switch voltage source inverter. The proposed topology consists of three bi-directional switches inserted between the source and the full-bridge power switches of the classical three-phase inverter. As a result, a three-level output voltage waveform and a significant suppression of load harmonics contents are obtained at the inverter output. The harmonics content of the proposed multilevel inverter can be reduced by half compared with two-level inverters. A Fourier analysis of the output waveform is performed and the design is optimized to obtain the minimum total harmonic distortion. The full-bridge power switches of the classical three-phase inverter operate at the line frequency of 50Hz, while the auxiliary circuit switches operate at twice the line frequency. To validate the proposed topology, both simulation and analysis have been performed. In addition, a prototype has been designed, implemented and tested. Selected simulation and experimental results have been provided.

Voltage Balancing Control of Input Voltage Source Employing Series-connected Capacitors in 7-level PWM Inverter (7-레벨 PWM 인버터의 직렬 커패시터 입력전원의 전압균형제어)

  • Kim, Jin-San;Kang, Feel-soon
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.67 no.2
    • /
    • pp.209-215
    • /
    • 2018
  • This paper present a 7-level PWM inverter adopting voltage balancing control to series-connected input capacitors. The prior proposed 7-level PWM inverter consists of dc input source, three series-connected capacitors, two bidirectional switch modules, and an H-bridge. This circuit topology is useful to increase the number of output voltage levels, however it fails to generate 7-level in output voltage without consideration for voltage balancing among series-connected capacitors. Capacitor voltage imbalance is caused on the different period between charging and discharging of capacitor. To solve this problem, we uses the amplitude modulation of carrier wave, which is used to produce the center output voltage level. To verify the validity of the proposed control method, we carried out computer-aided simulation and experiments using a prototype.

A New Single Phase Multilevel Inverter Topology with Two-step Voltage Boosting Capability

  • Roy, Tapas;Sadhu, Pradip Kumar;Dasgupta, Abhijit
    • Journal of Power Electronics
    • /
    • v.17 no.5
    • /
    • pp.1173-1185
    • /
    • 2017
  • In this paper, a new single phase multilevel inverter topology with a single DC source is presented. The proposed topology is developed based on the concepts of the L-Z source inverter and the switched capacitor multilevel inverter. The input voltage to the proposed inverter is boosted by two steps: the first step by an impedance network and the second step by switched capacitor units. Compared to other existing topologies, the presented topology can produce a higher boosted multilevel output voltage while using a smaller number of components. In addition, it provides more flexibility to control boosting factor, size, cost and complexity of the inverter. The proposed inverter possesses all the advantages of the L-Z source inverter and the switched capacitor multilevel inverter like controlling the start-up inrush current and capacitor voltage balancing using a simple switching strategy. The operating principle and general expression for the different parameters of the proposed topology are presented in detail. A phase disposition pulse width modulation strategy has been developed to switch the inverter. The effectiveness of the topology is verified by extensive simulation and experimental studies on a 7-level inverter structure.

Harmonic Optimization Techniques in Multi-Level Voltage-Source Inverter with Unequal DC Sources

  • Aghdam, M. Ghasem Hosseini;Fathi, S. Hamid;Gharehpetian, Gevorg B.
    • Journal of Power Electronics
    • /
    • v.8 no.2
    • /
    • pp.171-180
    • /
    • 2008
  • One of the major problems in electric power quality is the harmonic contents. There are several methods of indicating the quantity of harmonic contents. The most widely used measure is the total harmonic distortion (THD). Various switching techniques have been used in static converters to reduce the output harmonic content. This paper presents and compares the two harmonic optimization techniques, known as optimal minimization of the total harmonic distortion (OMTHD) technique and optimized harmonic stepped-waveform (OHSW) technique used in multi-level inverters with unequal dc sources. Both techniques are very effective and efficient for improving the quality of the inverter output voltage. First, we describe briefly the cascaded H-bridge multi-level inverter structure. Then, we present the switching algorithm for the inverter based on OHSW and OMTHD techniques. Finally, the results obtained for the two techniques are analyzed and compared. The results verify the effectiveness of the both techniques in multi-level voltage-source inverter with non-equal dc sources, clarifying the advantages of each technique.

Space Vector Modulation based on Model Predictive Control to Reduce Current Ripples with Subdivided Space Voltage Vectors (전류 리플 저감을 위한 세분화된 공간전압벡터를 이용한 모델 예측 제어 기반의 SVM 방법)

  • Moon, Hyun-Cheol;Lee, June-Seok;Lee, June-Hee;Lee, Kyo-Beum
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.22 no.1
    • /
    • pp.18-26
    • /
    • 2017
  • This paper proposes the model predictive control with space vector modulation (SVM) method for current control of voltage-source inverter. Unlike the conventional method using a limited number of voltage vectors by switching states, the proposed method can consider various voltage vectors to identify the optimized voltage vector. The various voltage vectors are obtained by subdividing existing voltage vectors. The optimized voltage vector that minimizes the cost function is selected and applied to the inverter by using the SVM. The various voltage vectors and SVM reduce current ripples in the output AC side of the inverter compared with the conventional method. The effectiveness and performance of the proposed method are verified through simulation and experiment with a three-phase two-level voltage-source grid-connected inverter.

Comparative Study on SVPWM Switching Sequences for VSIs

  • Vivek, G.;Biswas, Jayanta;Nair, Meenu D.;Barai, Mukti
    • Journal of Electrical Engineering and Technology
    • /
    • v.13 no.1
    • /
    • pp.133-142
    • /
    • 2018
  • Paper presents a comparative study of space vector pulse width modulation (SVPWM) switching sequences for Voltage Source Inverters (VSIs). Various SVPWM switching sequences are studied for two and three level VSIs in linear modulation index region. The computations of dwell times are presented for two and three level VSIs based on space vector geometry in a synchronized and optimized manner. The existing SVPWM switching sequences are implemented using Matlab / Simulink and in an experimental setup for three phase two and three level VSIs. The simulation and experimental waveforms of conventional SVPWM (CSVPWM) and bus clamped SVPWM (BCSVPWM) are demonstrated for two and three level inverter respectively. The performance of different SVPWM switching sequences are evaluated and presented based on weighted voltage total harmonic distortion (THD).

Modified Unipolar Carrier-Based PWM Strategy for Three-Level Neutral-Point-Clamped Voltage Source Inverters

  • Srirattanawichaikul, Watcharin;Premrudeepreechacharn, Suttichai;Kumsuwan, Yuttana
    • Journal of Electrical Engineering and Technology
    • /
    • v.9 no.2
    • /
    • pp.489-500
    • /
    • 2014
  • This paper presents a simple modified unipolar carrier-based pulsewidth modulation (CB-PWM) strategy for the three-level neutral-point-clamped (NPC) voltage source inverter (VSI). Analytical expressions for the relationship between modulation reference signals and output voltages are derived. The proposed modulation technique for the three-level NPC VSI includes the maximum and minimum of the three-phase sinusoidal reference voltages with zero-sequence voltage injection concept. The proposed modified CB-PWM strategy incorporates a novel method that requires only of one triangular carrier wave for generate the gating pulses in three-level NPC VSI. It has the advantages of being simplifying the algorithm with no need of complex two/multi-carrier pulsewidth modulation or space vector modulation (SVM) and it's also simple to implement. The possibility of the proposed CB-PWM technique has been verified though computer simulation and experimental results.

Torque Ripple Minimization for Induction Motor Driven by a Photovoltaic Inverter

  • Atia, Yousry
    • Journal of Power Electronics
    • /
    • v.9 no.5
    • /
    • pp.679-690
    • /
    • 2009
  • The paper presents a new photovoltaic inverter for stand-alone induction motor application. The proposed system is composed of two stages. First stage is for the photovoltaic dc power feeding and second stage is dedicated to the motor-inverter subsystem and control technique. A direct torque control (DTC) with a novel switching strategy for motor torque ripple minimization is introduced. The novel DTC strategy is based on selecting a suitable voltage vector group for motor torque ripple minimization. A three-level voltage source inverter (VSI) is used instead of a two level inverter because the first has more available vectors and lower ripples in the output current and flux than the second, thus it has lower torque ripples. The photovoltaic array and battery bank are sized and the configuration is indicated based on sun-hour methodology. Simulation results show a comparison between three systems; two level VSI with conventional DTC strategy, three level VSI with conventional DTC, and the proposed system that has a novel DTC switching strategy applied to three level VSI. The results show that the proposed system has lower ripples in the current, flux and torque of the motor.

Common-Mode Voltage and Current Harmonic Reduction for Five-Phase VSIs with Model Predictive Current Control

  • Vu, Huu-Cong;Lee, Hong-Hee
    • Journal of Power Electronics
    • /
    • v.19 no.6
    • /
    • pp.1477-1485
    • /
    • 2019
  • This paper proposes an effective model predictive current control (MPCC) that involves using 10 virtual voltage vectors to reduce the current harmonics and common-mode voltage (CMV) for a two-level five-phase voltage source inverter (VSI). In the proposed scheme, 10 virtual voltage vectors are included to reduce the CMV and low-order current harmonics. These virtual voltage vectors are employed as the input control set for the MPCC. Among the 10 virtual voltage vectors, two are applied throughout the whole sampling period to reduce current ripples. The two selected virtual voltage vectors are based on location information of the reference voltage vector, and their duration times are calculated using a simple algorithm. This significantly reduces the computational burden. Simulation and experimental results are provided to verify the effectiveness of the proposed scheme.

Five-Level PWM Inverter Using Series and Parallel Alternative Connection of Batteries

  • Park, Jin-Soo;Kang, Feel-soon
    • Journal of Electrical Engineering and Technology
    • /
    • v.12 no.2
    • /
    • pp.701-710
    • /
    • 2017
  • This paper presents a five-level PWM inverter using series and parallel connection of voltage sources. The alternative connection is done by an auxiliary circuit consisted of a switch, three diodes, and two batteries. The auxiliary circuit is located between input dc voltage source and H-bridge cell. Thanks to the auxiliary circuit, the proposed inverter synthesizes five-level output voltage in an effective way. Topologically both batteries are charged and discharged in the same rate, so it does not need to apply battery voltage balancing control method. Theoretical analysis of the proposed inverter is verified by computer-aided simulation and experiment based on a prototype of 1kW.