Browse > Article

Design and Implementation of a Multi Level Three-Phase Inverter with Less Switches and Low Output Voltage Distortion  

Ahmed, Mahrous E. (Faculty of Engineering South Valley University)
Mekhilef, Saad (Dept. of Electrical Engineering, University of Malaya)
Publication Information
Journal of Power Electronics / v.9, no.4, 2009 , pp. 593-603 More about this Journal
Abstract
This paper proposes and describes the design and operational principles of a three-phase three-level nine switch voltage source inverter. The proposed topology consists of three bi-directional switches inserted between the source and the full-bridge power switches of the classical three-phase inverter. As a result, a three-level output voltage waveform and a significant suppression of load harmonics contents are obtained at the inverter output. The harmonics content of the proposed multilevel inverter can be reduced by half compared with two-level inverters. A Fourier analysis of the output waveform is performed and the design is optimized to obtain the minimum total harmonic distortion. The full-bridge power switches of the classical three-phase inverter operate at the line frequency of 50Hz, while the auxiliary circuit switches operate at twice the line frequency. To validate the proposed topology, both simulation and analysis have been performed. In addition, a prototype has been designed, implemented and tested. Selected simulation and experimental results have been provided.
Keywords
Two-level inverter; Multi level inverter; Total harmonic distortion; Three level output waveform inverter;
Citations & Related Records

Times Cited By Web Of Science : 9  (Related Records In Web of Science)
Times Cited By SCOPUS : 5
연도 인용수 순위
1 X. Yuan and I. Barbi, "Zero-voltage switching for the neutral-point clamped (NPC) inverter," IEEE Trans. Ind. Electronics, Vol. 49, No.5, pp. 800-808, 2002   DOI
2 V.G. Agelidis, D.M. Baker, W.B. Lawrance, and C. V. Nayar, "A Multilevel PWM Inverter Topology for Photovoltaic Applications," IEEE Catalogue Number: 97TH8280, ISIE'97-Guimarks, pp. 589-594, 1997
3 J. Holtz, "Pulsewidth Modulation for Electronic Power Conversion," in Proc. of the IEEE, Vol. 82, No.8, pp. 1194 - 1214, 1994   DOI   ScienceOn
4 B. Kaku, I. Miyashita, S. Sone, "Switching loss minimised space vector PWM method for IGBT three-level inverter," in Proc. of IEEE Electric Power Applications, Vol. 144, No.3, pp. 182-190, 1997   DOI   ScienceOn
5 Osman Kukrer, "Deadbeat Control of a Three-Phase Inverter with an Output LC Filter," IEEE Trans. on Power Electronics, Vol. 11, No. 1, pp. 16-23 1996   DOI   ScienceOn
6 E. Cengelci U., Sulistijo 0., Woo P., Enjeti, R. Teodorescu, and F. Blaabjerg, "A new medium-voltage PWM inverter topology for adjustable-speed drives," IEEE Trans. Ind. Application, Vol. 35, pp. 628-637, May/June 1999   DOI   ScienceOn
7 Celanovic, N., Boroyevich, D., "A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters," IEEE Trans. on Power Electronics, Vol. 15, No.2, pp 242-249, 2003   DOI   ScienceOn
8 T. A Mcynard and H. Foch, "Multilevel choppers for high voltage applications," European Power Electron. Drives J., Vol. 2, pp. 41-51, 1992
9 Khair Allah, M., Mansouri, O., Charles, S., Cherifi, A., "New Topology of Three-phase Three voltage levels inverter using a novel precalculated switching method," in proc. of 34th Annual Conference of IEEE 2008, pp.850-854,2008
10 J. S. Lai and F. Z. Peng, "Multilevel converters - A new breed of power converters," IEEE Trans. Ind Application, Vol. 32, No.3, pp. 509-517, 1996
11 Ekanayake, J.B., Jenkins, N., "A three-level Advanced Static Var Compensator," IEEE Trans. on Power Delivery, Vol. 11, No.1, pp. 540-545,1996   DOI   ScienceOn
12 Jos$\acute{e}$ Rodr$\acute{i}$ guez, Jih-Sheng Lai, and Fang Zheng Peng, "Multilevel Inverters: A Survey of Topologies, Controls, and Applications," IEEE Trans. on Ind Electronics, Vol. 49, No.4, pp.724-738, 2002   DOI   ScienceOn
13 P. Hammond, "A new approach to enhance power quality for medium voltage ac drives," IEEE Trans. Ind. Application, Vol. 33, pp. 202-208, Jan./Feb. 1997   DOI   ScienceOn
14 Mansour Hashad and Jan Iwaszkiewicz, "A Novel Orthogonal-Vectors-Based Topology of Multilevel Inverters," IEEE Trans. on Ind. Electronics, VoL 49, No.4, pp.868-874, 2002   DOI   ScienceOn
15 Somasekhar, V.T., Gopakumar, K., "Three-level inverter configuration cascading two two-level inverters," lEE Proceedings Electric Power Applications, Vol. 150, No.3, pp. 245-254, 2003   DOI   ScienceOn
16 Muhammad H. Rashid, Power Electronics, 2nd Edition, Prentice Hall, pp. 320-323, 1993
17 Johann W. Kolar, Uwe Drofenik, and Franz C. Zach, "VIENNA Rectifier II-A Novel Single-Stage High-Frequency Isolated Three-Phase PWM Rectifier System," IEEE Transactions on industrial electronics, Vol. 46, No.4, pp. 674-691, 1999   DOI   ScienceOn
18 Mahrous, E.A., Rahim, N.A., Hew, W.P., "Three-Phase Three-Level Voltage Source Inverter With Low Switching Frequency Based On The Two-Level Inverter Topology," in Proc. of lET Electric Power Applications, Vol. 1, No. 4,pp.637-641,2007   DOI   ScienceOn
19 Henning, P,H., Fuchs, H.D., Le Roux, AD., du T, Mouton, H., "Development of a 1.5 MW, Seven Level Series-stacked Converter as an APF and Regeneration Converter for a DC Traction Substation," in proc. of 36th IEEE Specialists Conference on Power Electronics, pp.2270-2276, 2005
20 A. Nabae, I. Takahashi, and H. Akagi, "A new neutral point clamped PWM inverter," IEEE Trans. Ind. Application, Vol. 17, No.5, pp. 518-523, 1981
21 F. Z. Peng and J. S. Lai, "Multilevel cascade voltage-source inverter with separate DC sources," U.S.Patent 5 642 275, June 24, 1997
22 Boris Axelrod, Yefim Berkovich, and Adrian Ioinovici, "A Cascade Boost-Switched-Capacitor-Converter-Two Level Inverter with an Optimized Multilevel Output Waveform," IEEE Trans. on Circuits and Systems-I: Regular Papers, Vol. 52, No. 12, pp. 2763-2770, 2005   DOI
23 M. Marchesoni and P. Tenca, "Diode-clamped multilevel converters: A practicable way to balance DC-link voltages," IEEE Trans. Ind. Electronics, Vol. 49, No.5, pp. 752-765, 2002   DOI
24 Kanchan, R.S., Tekwani, P.N., Baiju, M.R., Gopakumar, K., Pittet, A, "Three-level inverter configuration with common-mode voltage elimination for induction motor drive," in Proc. of lEE Electric Power Applications, Vol. 152, No.2, pp. 261-270, 2005   DOI   ScienceOn
25 Sung-Jun Park, Feel-Soon Kang, Man Hyung Lee, Cheul-U Kim, "A new single-phase five-level PWM inverter employing a deadbeat control scheme," IEEE Trans. on Power Electronics, Vol. 18, No.3, pp.831- 843, 2003   DOI   ScienceOn