1 |
J. Rodriguez, J. Lai, and F. Peng, "Multilevel inverters: A survey of topologies, controls and applications," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724-738, Aug. 2002.
DOI
ScienceOn
|
2 |
J. S. Lai and F. Z. Peng, "Multilevel converters - A new breed of power converters," IEEE Trans. Ind. Applicat., vol. 32, no. 4, pp. 509-551, May/June. 1996.
DOI
ScienceOn
|
3 |
J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multi-level voltage-source-converters topologies for industrial medium-voltage drives," IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 2930-2945, Dec. 2007.
|
4 |
A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," IEEE Trans. Ind. Applicat., vol. IA-17, no. 5, pp. 518-523, Sep./ Oct. 1981.
DOI
|
5 |
J. Rodriguez, S. Bernet, P.K. Steimer, and I.E. Lizama, "A survey on neutral-point-clamped inverters," IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2219-2230, July 2010.
DOI
ScienceOn
|
6 |
F. Z. Peng and J. S. Lai, "Multilevel cascade voltagesource inverter with separate DC sources," U.S. Patent 5 642 275, June 24, 1997.
|
7 |
P. W. Hammond, "A new approach to enhance power quality for medium voltage ac drives," IEEE Trans. Ind. Applicat., vol. 33, pp. 202-208, Jan./Feb. 1997.
DOI
ScienceOn
|
8 |
W. A. Hill, and C. D. Harbourt, "Performance of medium voltage multilevel inverters," IEEE Ind. Applicat. Conf., vol. 2, pp. 1186-1192, 1999.
|
9 |
T. A. Meynard and H. Foch, "Multi-level choppers for high voltage applications," Eur. Power Electron. Drives J., vol. 2, no. 1, p. 41, Mar. 1992.
|
10 |
C. Hochgraf, R. Lasseter, D. Divan, and T. A. Lipo, "Comparison of multilevel inverters for static var compensation," in Conf. Rec. IEEE-IAS Annu. Meeting, pp. 921-928, Oct. 1994.
|
11 |
B. Velaerts, P. Mathys, E. Tatakis, and G. Bingen, "A novel approach to the generation and optimization of three-level PWM wave forms," IEEE Power Electon. Specl. Conf., vol. 2, pp. 1255-1262, April 1988.
|
12 |
R. M. Tallam, R. Naik, and T. A. Nondahl, "A carrierbased PWM scheme for neutral-point voltage balancing in three-level inverters," IEEE Trans. Ind. Appl., vol. 41, no. 6, pp. 1734-1743, Nov./Dec. 2005.
DOI
ScienceOn
|
13 |
A. Videt, P. L. Moigne, N. Idir, P. Baudesson, and X. Cimetiere, "A new carrier-based PWM providing common-mode-current reduction and DC-bus balancing for three-level inverters," IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 3001-3011, Dec. 2007.
DOI
ScienceOn
|
14 |
W. Chenchen and L. Yongdong, "A new balancing algorithm of neutral-point potential in the three-level NPC converters," in Proc. Industry Applications Society Annual Meeting, 5-9 Oct. 2008, pp. 1-5.
|
15 |
S. Busquets-Monge, J. Bordonau, D. Boroyevich, and S. Somavilla, "The nearest three virtual space vector PWM - A modulation for the comprehensive neutral-point balancing in the three-level NPC inverter," IEEE Power Electronics Letters, vol. 2, no. 1, pp. 11-15, March 2004.
DOI
ScienceOn
|
16 |
T. Bruckner and D. G. Holmes, "Optimal pulse-width modulation for three-level inverters," IEEE Trans. Power Electron., vol. 20, no. 1, pp. 82-89, Jan. 2005.
DOI
ScienceOn
|
17 |
K. Zhou and D. Wang, "Relationship between spacevector modulation and three-phase carrier-based PWM: A comprehensive analysis," IEEE Trans. Indus. Electron., vol. 49, no. 1, pp. 186-196, Feb. 2002.
DOI
ScienceOn
|
18 |
J. Pou, J. Zaragoza, P. Rodriguez, S. Ceballos, V. M. Sala, R. P. Burgos, and D. Boroyevich, "Fast- Processing Modulation Strategy for the Neutral- Point-Clamped Converter with Total Elimination of Low-Frequency Voltage Oscillations in the Neutral Point," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 2288-2294, Aug. 2007.
DOI
ScienceOn
|
19 |
A. K. Gupta and A. M. Khambadkone, "A space vector PWM scheme for multilevel inverters based on two-level space vector PWM," IEEE Trans. Ind. Electron., vol. 53, no. 5, pp. 1631-1639, Oct. 2006.
DOI
ScienceOn
|
20 |
A. K. Gupta and A. M. Khambadkone, "A simple space vector PWM scheme to operate a three-level NPC inverter at high modulation index including overmodulation region, with neutral point balancing," IEEE Trans. Ind. Appl., vol. 43, no. 3, pp. 751-760, May/Jun. 2007.
DOI
ScienceOn
|
21 |
H. Hu, W. Yao, and Z. Lu, "Design and implementation of three-level space vector PWM IP core for FPGAs," IEEE Trans. Power Electron., vol. 22, no. 6, pp. 2234-2244, Nov. 2007.
DOI
ScienceOn
|
22 |
J. I. Leon, S. Vazquez, R. Portillo, L. G. Franquelo, J. M. Carrasco, P.W. Wheeler, and A.J. Watson, "Threedimensional feedforward space vector modulation applied to multilevel diode-clamped converters," IEEE Trans. Ind. Electron., vol. 56, no. 1, pp. 101-109, Jan. 2009.
DOI
ScienceOn
|
23 |
A. R. Beig, G. Narayanan, and V. T. Ranganathan, "Modified SVPWM algorithm for three level VSI with synchronized and symmetrical waveforms," IEEE Trans. Ind. Electron., vol. 54, no. 1, pp. 486-494, Feb. 2007.
DOI
ScienceOn
|
24 |
O. Lopez, J. Alvarez, J. Doval-Gandoy, F. D. Freijedo, A. Nogueiras, A. Lago, and C. M. Penalver, "Comparison of the FPGA implementation of two multilevel space vector PWM algorithms," IEEE Trans. Ind. Electron., vol. 55, no. 4, pp. 1537-1547, Apr. 2008.
DOI
ScienceOn
|
25 |
S. Busquets-Monge, J. D. Ortega, J. Bordonau, J. A. Beristain, and J. Rocabert, "Closed-loop control of a three-phase neutral-pointclamped inverter using an optimized virtual-vector-based pulsewidth modulation," IEEE Trans. Ind. Electron., vol. 55, no. 5, pp. 2061-2071, May 2008.
|
26 |
J. H. Seo, C. H. Choi, and D. S. Hyun, "A new simplified space-vector PWM method for three-level inverters," IEEE Trans. Power Electron., vol. 16, no. 4, pp. 545-550, July 2001.
|
27 |
L. G. Franquelo, J. Napoles, R. C. P. Guisado, J. I. Leon, and M. A. Aguirre, "A flexible selective harmonic mitigation technique to meet grid codes in three-level PWM converters," IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 3022-3029, Dec. 2007.
DOI
ScienceOn
|
28 |
J. Pontt, J. Rodriguez, and R. Huerta, "Mitigation of noneliminated harmonics of SHEPWM three-level multipulse three-phase active front end converters with low switching frequency for meeting standard IEEE-519-92," IEEE Trans. Power Electron., vol. 19, no. 6, pp. 1594-1600, Nov. 2004.
DOI
ScienceOn
|
29 |
S. R. Pulikanti, M. S. A. Dahidah, and V. G. Agelidis, "Voltage balancing control of three-level active NPC converter using SHE-PWM," IEEE Trans. Power Del., vol. 26, no. 1, pp. 258-267, Jan. 2011.
DOI
ScienceOn
|
30 |
L.G. Franquelo, J.Napoles, R.C.P. Guisado, J.I. Leon, and M. A. Aguirre, "A flexible selective harmonic mitigation technique to meet grid codes in three-level PWM converters," IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 3022-3029, Dec. 2007.
DOI
ScienceOn
|
31 |
R. Maheshwari, S. Munk-Nielsen, and S. Busquets-Monge, "Design of Neutral-Point Voltage Controller of a Three-Level NPC Inverter With Small DC-Link Capacitors," IEEE Trans. Ind. Electron., vol. 60, no. 5, pp. 1861-1871, May 2013.
|
32 |
B. Wu, High-Power Converters and AC Drives. New York/Piscataway, NJ: Wiley/IEEE Press, 2006.
|