• 제목/요약/키워드: Tuning Voltage

검색결과 339건 처리시간 0.025초

PSO를 이용한 계통연계형 인버터 전류제어기의 자동조정에 관한 연구 (A Study on Tuning of Current Controller for Grid-connected Inverter Using Particle Swarm Optimization)

  • 안종보;김원곤;황기현;박준호
    • 대한전기학회논문지:전기기기및에너지변환시스템부문B
    • /
    • 제53권11호
    • /
    • pp.671-679
    • /
    • 2004
  • This paper presents the on-line current controller tuning method of grid-connected inverter using PSO(particle swarm optimization) technique for minimizing the harmonic current. Synchronous frame PI current regulator is commonly used in most distributed generation. However, due to the source voltage distortion, specially in weak AC power system, current may contain large harmonic components, which increase THD(total harmonic distortion) and deteriorates power quality. Therefore, some tuning method is necessary to improve response of current controller. This paper used the PSO technique to tune the current regulator and through simulation and experiments, usefulness of the tuning method has been verified. Especially in simulating the tuning process, ASM(average switching model) of inverter is used to shorten execution time.

이중 변환 TV 튜너용 MMIC 전압제어발진기의 설계 제작 (Design and fabrication of MMIC VCO for double conversion TV tuner)

  • 황인갑;양전욱;박철순;박형무;김학선;윤경식
    • 전자공학회논문지A
    • /
    • 제33A권7호
    • /
    • pp.121-126
    • /
    • 1996
  • In this paper an MMIC VCO which can be used in a double conversion TV tuner is designed, fabricated and measured. The VCO is designed using the small signal method and fabricated using ETRI GaAs MMIC foundry. The 3x200$\mu$m gate width MESFET with 1$\mu$m gate length is used for an active device and MIM capacitors, spiral inductors, thin film resitors are used as passive elements. The VCO has output power of 10.95dBm at 1955 MHz with 5V bias voltage and 4V tuning voltage. The oscillation frequency change form 1947 MHz to 1964 MHz is obtaine dby an external varactor diode connected to the gate with a tuning voltage from 0 V to 6V.

  • PDF

Initial Frequency Preset Technique for Fast Locking Fractional-N PLL Synthesizers

  • Sohn, Jihoon;Shin, Hyunchol
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제17권4호
    • /
    • pp.534-542
    • /
    • 2017
  • This paper presents a fast locking technique for a fractional-N PLL frequency synthesizer. The technique directly measures $K_{VCO}$ on a chip, computes the VCO's target tuning voltage for a given target frequency, and directly sets the loop filter voltage to the target voltage before the PLL begins the normal closed-loop locking process. The closed-loop lock time is significantly minimized because the initial frequency of the VCO are put very close to the desired final target value. The proposed technique is realized and designed for a 4.3-5.3 GHz fractional-N synthesizer in 65 nm CMOS and successfully verified through extensive simulations. The lock time is less than $12.8{\mu}s$ over the entire tuning range. Simulation verifications demonstrate that the proposed method is very effective in reducing the synthesizer lock time.

Low Voltage CMOS LC VCO with Switched Self-Biasing

  • Min, Byung-Hun;Hyun, Seok-Bong;Yu, Hyun-Kyu
    • ETRI Journal
    • /
    • 제31권6호
    • /
    • pp.755-764
    • /
    • 2009
  • This paper presents a switched self-biasing and a tail current-shaping technique to suppress the 1/f noise from a tail current source in differential cross-coupled inductance-capacitance (LC) voltage-controlled oscillators (VCOs). The proposed LC VCO has an amplitude control characteristic due to the creation of negative feedback for the oscillation waveform amplitude. It is fabricated using a 0.13 ${\mu}m$ CMOS process. The measured phase noise is -117 dBc/Hz at a 1 MHz offset from a 4.85 GHz carrier frequency, while it draws 6.5 mA from a 0.6 V supply voltage. For frequency tuning, process variation, and temperature change, the amplitude change rate of the oscillation waveform in the proposed VCO is 2.1 to 3.2 times smaller than that of an existing VCO with a fixed bias. The measured amplitude change rate of the oscillation waveform for frequency tuning from 4.55 GHz to 5.04 GHz is 131 pV/Hz.

장갑표적 감지센서용 94GHz 도파관 하모닉 전압조정발진기 설계 기법 (A Design Method of the 94GHz(W-Band) Waveguide Harmonic Voltage Controlled Oscillator for the Armor Sensor)

  • 노진입;최재현;리준문;안병철
    • 한국군사과학기술학회지
    • /
    • 제8권3호
    • /
    • pp.64-72
    • /
    • 2005
  • In this paper, we propose a design method of the millimeter-wave(W-Band) waveguide cavity harmonic voltage controlled oscillator(VCO) using a Gunn diode for the armor sensor. Using the 3-dimensional simulation tool(Ansoft $HFSS^{TM}$), we were able to find the impedance matching point between waveguide and Gunn diode and estimate the oscillation frequency. A varactor diode is used for the frequency tuning, and we find out the equation for the calculation of the tunable frequency range. The designed VCO shows good performances; 17dBm output power at 94GHz center frequency, 520MHz frequency tuning range similar to the estimated value(480MHz).

Wide-Band Fine-Resolution DCO with an Active Inductor and Three-Step Coarse Tuning Loop

  • Pu, Young-Gun;Park, An-Soo;Park, Joon-Sung;Moon, Yeon-Kug;Kim, Su-Ki;Lee, Kang-Yoon
    • ETRI Journal
    • /
    • 제33권2호
    • /
    • pp.201-209
    • /
    • 2011
  • This paper presents a wide-band fine-resolution digitally controlled oscillator (DCO) with an active inductor using an automatic three-step coarse and gain tuning loop. To control the frequency of the DCO, the transconductance of the active inductor is tuned digitally. To cover the wide tuning range, a three-step coarse tuning scheme is used. In addition, the DCO gain needs to be calibrated digitally to compensate for gain variations. The DCO tuning range is 58% at 2.4 GHz, and the power consumption is 6.6 mW from a 1.2 V supply voltage. An effective frequency resolution is 0.14 kHz. The phase noise of the DCO output at 2.4 GHz is -120.67 dBc/Hz at 1 MHz offset.

도플러 레이더 시스템용 VCO 설계 및 제작 (Design and Implementation of VCO for Doppler Radar System)

  • 김용환;김현진;민준기;유형수;이형규;홍의석
    • 한국ITS학회 논문지
    • /
    • 제4권2호
    • /
    • pp.81-87
    • /
    • 2005
  • 본 논문에서는 도플러 레이더 시스템의 신호원이 되는 전압제어 발진기를 설계 및 제작하였다. 제안된 VCDRO는 CPW라인 형태를 이용하여 동조시키는 새로운 방법을 이용하였다. 유전체 공진기 기판 됫면에 바랙터 다이오드가 실장된 $\lambda$_{g}$/2 길이를 갖는 CPW 회로를 구현하여 유전체공진기와 커플링을 시켰다. 바랙터 다이오드는 CPW 한쪽 끝에 실장을 하였다. 제안된 CPW 동조회로는 여러 개의 다이오드를 실장 할 수 있어 동조대역폭을 쉽게 늘일 수 있다. 동조된 전압제어 발진기는 바랙터 다이오드의 전압을 0$\~$15V 로 가변시 12MHz 의 동조대역폭을 나타내었다. 제안된 CPW라인으로 동조된 위상고정 유전체 발진기는 10.5250Hz에서16.5dBm의 출력을 나타내었으며, 위상잡음은 -l15dBc/Hz@100kHz,-105dBcHz@10kHz,-102dBc/@1kHz 의 위상잡음 특성을 나타내었다.

  • PDF

Low-Voltage Tunable Pseudo-Differential Transconductor with High Linearity

  • Galan, Juan Antonio Gomez;Carrasco, Manuel Pedro;Pennisi, Melita;Martin, Antonio Lopez;Carvajal, Ramon Gonzalez;Ramirez-Angulo, Jaime
    • ETRI Journal
    • /
    • 제31권5호
    • /
    • pp.576-584
    • /
    • 2009
  • A novel tunable transconductor is presented. Input transistors operate in the triode region to achieve programmable voltage-to-current conversion. These transistors are kept in the triode region by a novel negative feedback loop which features simplicity, low voltage requirements, and high output resistance. A linearity analysis is carried out which demonstrates how the proposed transconductance tuning scheme leads to high linearity in a wide transconductance range. Measurement results for a 0.5 ${\mu}m$ CMOS implementation of the transconductor show a transconductance tuning range of more than a decade (15 ${\mu}A/V$ to 165 ${\mu}A/V$) and a total harmonic distortion of -67 dB at 1 MHz for an input of 1 Vpp and a supply voltage of 1.8 V.

무선 이동통신 단말에 응용 가능한 집적 필터회로 설계 (Integrated Filter Circuits Design for Mobile Communications)

  • 이광
    • 한국통신학회논문지
    • /
    • 제38A권12호
    • /
    • pp.991-997
    • /
    • 2013
  • 본 논문에서는 아날로그필터를 위한 새로운 구조의 주파수 제어 방식(frequency tuning scheme)과 트랜스컨덕턴스(gm) 가변 범위가 넓은 트랜스컨덕터(OTA: Operational transconductor amplifier) 회로를 제안하였다. 제안된 주파수 제어 방식은 트랜스컨덕터와 커패시터로 구성된 1차 저역통과필터의 시정수와 커패시터에 일정 전압이 충전되는데 걸리는 시간과의 관계식을 이용한 것으로 전압제어필터 방식과 유사하게 간단한 구조를 가지며, 기준신호로 순수 정현파를 필요로 하지 않고, 시스템 클럭 또는 외부 수정 발진 회로를 통해 쉽게 얻을 수 있는 클럭 펄스를 사용할 수 있다는 장점이 있다. 또한, 클럭 주파수가 고정된 조건에서도 복잡한 구조의 커패시터 어레이를 사용하지 않고 다중 대역 지원을 목적으로 차단 주파수를 가변하면서 제어할 수 있다. 그리고 모의 실험을 통해 제안된 자동 주파수 제어회로의 동작을 확인하였다.

실시간 시뮬레이터를 이용한 AVR의 파라미터 튜닝에 관한 연구 (A Study on an AVR Parameter Tuning Method using Real-lime Simulator)

  • 김중문;문승일
    • 대한전기학회논문지:전력기술부문A
    • /
    • 제51권2호
    • /
    • pp.69-75
    • /
    • 2002
  • AVR parameter tuning for voltage control of power system generators has generally been performed with the analytic methods and the simulation methods, which mostly depend on off-line linear mathematical models of excitation control system. However, due to the nonlinear nature of excitation control system, excitation control system performance of the tuned Parameters using the above conventional tuning methods may not be appropriate for some operating conditions. This paper presents an AVR parameter tuning method using actual on-line data of the excitation control system with the parameter optimization technique. As this method utilizes on-line operating data of the target excitation control system not the mathematical model of the system, it can overcome the limitation of model uncertainty Problems in conventional method, and it can tune the AVR parameter set which gives desired performance at the operating conditions. For the verification of proposed tuning method, two case studies with scaled excitation systems and the real-time power system simulator are presented.