The Journal of Korean Institute of Communications and Information Sciences (한국통신학회논문지)

The Korean Institute of Commucations and Information Sciences (한국통신학회)
권호 표지
DOI QR코드

DOI QR Code

Integrated Filter Circuits Design for Mobile Communications

무선 이동통신 단말에 응용 가능한 집적 필터회로 설계

  • 이광 (울산과학대학교 전기전자공학부)
  • Received : 2013.08.27
  • Accepted : 2013.12.10
  • Published : 2013.12.31
Download PDF
⟨ Previous Next ⟩

Abstract

A new frequency tuning scheme and a transconductor with a wide tuning range and low harmonic distortion is presented. This frequency tuning technique is based on the relationship between the time-constant and the elapsed times in charging a capacitor up to a certain level. Its structure is as simple as that of a conventional tuning scheme using a VCF(Voltage-Controlled Filter) and it does not need a pure sine wave but uses a CLK(Clock) pulse as a reference signal, which is easily obtained from on-chip system clocks or external X-tal oscillators. When a certain reference CLK is given, without complex capacitor arrays the pole frequency of the filter can be controlled continuously in the frequency domain. Simulation results are presented to confirm the operation of the proposed approach.

본 논문에서는 아날로그필터를 위한 새로운 구조의 주파수 제어 방식(frequency tuning scheme)과 트랜스컨덕턴스(gm) 가변 범위가 넓은 트랜스컨덕터(OTA: Operational transconductor amplifier) 회로를 제안하였다. 제안된 주파수 제어 방식은 트랜스컨덕터와 커패시터로 구성된 1차 저역통과필터의 시정수와 커패시터에 일정 전압이 충전되는데 걸리는 시간과의 관계식을 이용한 것으로 전압제어필터 방식과 유사하게 간단한 구조를 가지며, 기준신호로 순수 정현파를 필요로 하지 않고, 시스템 클럭 또는 외부 수정 발진 회로를 통해 쉽게 얻을 수 있는 클럭 펄스를 사용할 수 있다는 장점이 있다. 또한, 클럭 주파수가 고정된 조건에서도 복잡한 구조의 커패시터 어레이를 사용하지 않고 다중 대역 지원을 목적으로 차단 주파수를 가변하면서 제어할 수 있다. 그리고 모의 실험을 통해 제안된 자동 주파수 제어회로의 동작을 확인하였다.

Keywords

References

  1. A. Hadjichristos et al., "Single-chip RF CMOS UMTS/EGSM transceiver with integrated receive diversity and GPS," in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Digest Tech. Papers, pp. 118-119, San Francisco, U.S.A., Feb. 2009.
  2. Y. P. Tsividis, "Integrated continuous-time filter design - an overview," IEEE J. Solid-state Circuits, vol. 29, no. 3, pp. 166-176, Mar. 1994. https://doi.org/10.1109/4.278337
  3. Y. Tsividis, M. Banu, and J. Khoury, "Continuous-time MOSFET-C filters in VLSI," IEEE J. Solid-State Circuits, vol. 21, no. 1, pp. 15-30, Feb. 1986. https://doi.org/10.1109/JSSC.1986.1052478
  4. A. Wyszynski and R. Schaumann, "Frequency and phase tuning of continuous-time integrated filters using common-mode signals," in Proc. IEEE Int. Symp. Circuits Syst., vol. 5, pp. 269-272, London, U.K., June 1994.
  5. Y. Ding, L. Liu, R. Li, X. Zhang, and L. Liu, "A 5-80MHz CMOS Gm-C low-pass filter with on-chip automatic tuning," in Proc. IEEE Int. Conf. Digital Manufacturing Automation (ICDMA), pp. 1-4, Zhangjiajie, China, Sep. 2011.
  6. R. Schaumann and M. A. Tan, "The problem of on-chip automatic tuning in continuous-time integrated filters," in Proc. IEEE Int. Symp. Circuits Syst., vol. 1, pp. 106-109, Portland, U.S.A., May 1989.
  7. C. S. Yoo, S. W. Lee, and W. C. Kim, "A ${\pm}$ 1.5-V, 4-MHz CMOS continuous-time filter with a single-integrator based tuning," IEEE J. Solid-State Circuits, vol. 33, no. 1, pp. 18-27, Jan. 1998. https://doi.org/10.1109/4.654933
  8. D. H. Chiang and R. Schaumann, "Design of a frequency tuning circuit used in IFLF filters," in Proc. IEEE Int. Symp. Circuits Syst., vol. 4, pp. 157-160, Lausanne, Switzerland, May 2000.
  9. Y. Cho et al., "Fast on-chip tuning circuit for active-RC filters using the SAR scheme," in Proc. IEEE Midwest Symp. Circuits Syst., pp. 1522-1525, Cincinnati, U.S.A., Aug. 2005.
  10. Q. S. Song and W. C. Song, "Design of a 3V CMOS Gm-C continuous time low pass filter," in Proc. Korean Inst. Commun. Inform. Sci. (KICS) Conf., pp. 1071-1074, Seoul, Korea, Jan. 1996.
  11. J. E. Kardontchik, Introduction to the design of transconductor-capacitor filters, Kluwer academic publishers, 1992.
  12. E. Sackinger and W. Guggenbuhl, "A high-swing, high-impedance MOS cascode circuit," IEEE J. Solid-State Circuits, vol. 25, no. 1, pp. 289-298, Feb. 1990. https://doi.org/10.1109/4.50316
  13. A. Kaiser, "A micropower CMOS continuous-time low-pass filter," IEEE J. Solid-State Circuits, vol. 24, no. 3, pp. 736-743, June 1989. https://doi.org/10.1109/4.32034
  14. J. M. Khoury, "Design of a 15-MHz CMOS continuous-time filter with on-chip tuning," IEEE J. Solid-State Circuits, vol. 26, no. 12, pp. 1988-1997, Dec. 1991. https://doi.org/10.1109/4.104193
  15. J.-Y. Lee, C.-C. Tu, and W.-H. Chen, "A 3 V linear input range tunable CMOS transconductor and its application to a 3.3 V 1.1 MHz Chebyshev low-pass Gm-C filter for ADSL," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), pp. 387-390, Orlando, U.S.A., May 2000.
  16. M. Ismailet, S. V. Smith, and R. G. Beale, "A new MOSFET-C universal filter structure for VLSI," IEEE J. Solid-State Circuits, vol. 23, no. 1, pp. 183-194, Feb. 1988. https://doi.org/10.1109/4.276
  17. L. Fu, B. Chi, H. Feng, and Z. Wang, "A 5M-50M reconfigurable Gm-C low-pass filter in 130nm CMOS for SDR receivers," in Proc. 10th IEEE Int. Conf. Solid-State Integrated Circuit Technol. (ICSIT), pp. 315-317, Shanghai, China, Nov. 2010.
  18. 3GPP, User equipment (UE) radio transmission and reception (Release 8), 3GPP Tech. Spec. 36.101 v8.3.0, 2010.