Browse > Article
http://dx.doi.org/10.5573/JSTS.2017.17.4.534

Initial Frequency Preset Technique for Fast Locking Fractional-N PLL Synthesizers  

Sohn, Jihoon (Dept. of Radio Science and Engineering, Kwangwoon University)
Shin, Hyunchol (Dept. of Radio Science and Engineering, Kwangwoon University)
Publication Information
JSTS:Journal of Semiconductor Technology and Science / v.17, no.4, 2017 , pp. 534-542 More about this Journal
Abstract
This paper presents a fast locking technique for a fractional-N PLL frequency synthesizer. The technique directly measures $K_{VCO}$ on a chip, computes the VCO's target tuning voltage for a given target frequency, and directly sets the loop filter voltage to the target voltage before the PLL begins the normal closed-loop locking process. The closed-loop lock time is significantly minimized because the initial frequency of the VCO are put very close to the desired final target value. The proposed technique is realized and designed for a 4.3-5.3 GHz fractional-N synthesizer in 65 nm CMOS and successfully verified through extensive simulations. The lock time is less than $12.8{\mu}s$ over the entire tuning range. Simulation verifications demonstrate that the proposed method is very effective in reducing the synthesizer lock time.
Keywords
Lock time; initial frequency preset method; PLL; frequency synthesizer; CMOS;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 A. Wong, M. Dawkins, G. Devita, N. Kasparidis, A. Katsiamis, O. King, F. Lauria, L. Schiff, A. Burdett, "A 1V 5mA Multimode IEEE 802.15.6/Bluetooth Low-Energy WBAN Transceiver for Biotelemetry Application," in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2013, pp. 300-302.
2 J. Masuch, M. Delgado-Restituto, "A 1.1-mW-RX 81.4-dBm Sensitivity CMOS Transceiver for Bluetooth Low Energy," IEEE Tran. Microw. Theory Tech., vol. 61, no. 4, pp. 1660-1673, Apr. 2013.   DOI
3 Y. Liu, X. Huang, M. Vidojkovic, A. Ba, P. Harpe, G. Dolmans, H. d. Groot, "A 1.9nj/b 2.4GHz Multistandard(Bluetooth Low Energy/Zigbee/IEEE 802.15.6) Transceiver for Personal/Body-Area Networks," in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2013, pp. 446-448.
4 C. Bachmann, G. V. Schaik, B. Busze, M. Konijnenburg, Y. Zhang, J. Stuyt, M. Ashouei, G. Dolmans, T. Gemmeke, H. d. Groot "0.74V 200mW Multi-Standard Transceiver Digital Baseband in 40nm LP-CMOS for 2.4GHz Bluetooth Smart/Zigbee/IEEE 802.15.6 Personal Area Networks," in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2014, pp. 186-188.
5 F. Pengg, D. Barras, M. Kucera, N. Scolari, A. Vouilloz, "A Low Power Miniaturized 1.95mm2 Fully Integrated Trasnsceiver with fastPLL Mode for IEEE 802.15.4/Bluetooth Smart and Proprietary 2.4GHz Applications," in Proc. IEEE Radio Freq. Integr. Circuit Symp., Jun. 2013, pp. 71-74.
6 C. Vaucher, "An Adaptive PLL Tuning System Architecture Combining High Spectral Purity and Fast Settling Time," IEEE J. of Solid-State Circuits, vol. 35, no. 4, pp. 490-502, Apr. 2000.   DOI
7 Y. Tang, M. Ismail, S. Bibyk, "A new fast-settling gearshift adaptive PLL to extend loop bandwidth enhancement in frequency synthesizers,"in Proc. IEEE Int. Symp. on Circuits and Systems, May 2002, pp 787-790.
8 K. Woo, Y. Liu, E, Nam, D. Ham, "Fast-Lock Hybrid PLL Combining Fractional-N and Integer-N Modes of Differing Bandwidths,"IEEE J. of Solid-State Circuits, vol. 43, no. 2, pp 379-389, Feb. 2008.   DOI
9 W. -H. Chiu, Y. -H. Huang, T. -H. Lin, "A Dynamic Phase Error Compensation Technique for Fast-Locking Phase-Locked Loops," IEEE J. of Solid-State Circuits, vol. 45, no. 6, pp 1137-1149, Jun. 2010.   DOI
10 X. Kuang, N. Wu, "A Fast-Settling Frequency Synthesizer with Direct Frequency Presetting," IEEE Int. Solid-State Circuits Conf. Dig., pp. 741-750, Feb. 2006.
11 J. Shin, J. Kim, S. Kim, H. Shin, "A Delta-Sigma Fractional-N Frequency Synthesizer for Quad-Band Multi-Standard Mobile Broadcasting Tuners 0.18-${\mu}m$ CMOS," J. of Semiconductor Tech. and Science, vol. 7, no. 4, pp. 267-273, Dec. 2007.   DOI
12 X. Yan, X. Kuang, N. Wu, "A Smart Frequency Presetting Technique for Fast Lock-in LC-PLL Frequency Synthesizer," IEEE Int. Symp. on Circuits and Systems, pp.1525-1528, May, 2009.
13 J. Zhou, W. Li, D. Huang, c. Lian, N. Li, J. Ren, "A Dual-Mode VCO based Low-Power Synthesizer with Optimized Automatic Frequency Calibration for Software-Defined Radio," IEEE Int. Symp. on Circuits and Systems, pp.1145-1148, May 2011.
14 J. Sohn and H. Shin, "A CMOS charge pump circuit with short turn-on time for low-spur PLL synthesizers," J. of Semiconductor Tech. and Science, vol. 16, no. 6, pp. 873-879, Dec. 2016.   DOI
15 J. Mira, T. Divel, S. Ramet, J. -B Begueret, and Y. Deval, "Distributed MOS Varactor Biasing for VCO Gain Equalization in 0.13 ${\mu}m$ CMOS Technology," in IEEE Radio Freq. Integr. Circuit Symp., May 2004, pp. 131-134.
16 J. Shin and H. Shin, "A 1.9-3.8 GHz ${\Delta}{\Sigma}$ Fractional-N PLL Frequency Synthesizer with Fast Auto-Calibration of Loop Bandwidth and VCO Frequeny," IEEE J. of Solid-State Circuits, vol. 47, no. 3, pp. 665-675, Mar. 2012.   DOI
17 R. B. Staszewski and P. T. Balsara, "All-Digital PLL With Ultra Fast Settling," IEEE Tran. Circuits and Systems-II: Exp. Briefs, vol. 54, no. 2, pp. 181-185, Feb. 2007   DOI