• Title/Summary/Keyword: SiGe HBT

Search Result 75, Processing Time 0.028 seconds

Degradation of the SiGe hetero-junction bipolar transistor in SiGe BiCMOS process (실리콘-게르마늄 바이시모스 공정에서의 실리콘-게르마늄 이종접합 바이폴라 트랜지스터 열화 현상)

  • Kim Sang-Hoon;Lee Seung-Yun;Park Chan-Woo;Kang Jin-Young
    • Journal of the Korean Vacuum Society
    • /
    • v.14 no.1
    • /
    • pp.29-34
    • /
    • 2005
  • The degradation of the SiGe hetero-junction bipolar transistor(HBT) properties in SiGe BiCMOS process was investigated in this paper. The SiGe HBT prepaired by SiGe BiCMOS process, unlike the conventional one, showed the degraded DC characteristics such as the decreased Early voltage, the decreased collector-emitter breakdown voltage, and the highly increased base leakage current. Also, the cutoff frequency(f/sub T/) and the maximum oscillation frequency(f/sub max/) representing the AC characteristics are reduced to below 50%. These deteriorations are originated from the change of the locations of emitter-base and collector-base junctions, which is induced by the variation of the doping profile of boron in the SiGe base due to the high-temperature source-drain annealing. In the result, the junctions pushed out of SiGe region caused the parastic barrier formation and the current gain decrease on the SiGe HBT device.

Simulation Study on Effect of Ge Profile Shape on SiGe HBT Characteristics (Ge profile 변화에 의한 SiGe HBT 소자 특성 시뮬레이션)

  • 김성훈;이미영;김경해;염병렬;황만규;이흥주;이준신
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2000.07a
    • /
    • pp.55-58
    • /
    • 2000
  • SiGe heterojuction bipolar transistors (HBT) have been studied and applied for advanced high speed integrated circuits. Device characteristics of SiGe HBT depending on the Ge profile of the transistor base region have been analysed using a device simulator, ATLAS/BLAZE. The models and parameters have been calibrated to the measured characteristics of the device, having a trapeziodal base profile, including the cut-off frequency of 45GHz and the dc current gain of 200. The Ge concentration which increases linearly, exponentially, or root-functionally from the emitter-base junction to the base-collector junction, has been tried to find out the influence on the device characteristics. The cut-off frequency and gain rather strongly depends on the exponential and root-functional Ge base profiles, respectively.

  • PDF

Base Profile Simulation of SiGe Heterojunction Bipolar Transistor for High Frequency Applications (고주파수용 SiGe HBT의 베이스 프로파일 시뮬레이션에 관한 연구)

  • Lee W.H.;Lee J.H.;Park B.S.;Lee H.J.
    • Proceedings of the KAIS Fall Conference
    • /
    • 2004.06a
    • /
    • pp.172-175
    • /
    • 2004
  • This paper analyzes the effects of Ge profiles shape of SiGe heterojunction bipolar transistors (HBT's) for high frequency application. Device simulations using ATLAS/BLAZE for the SiGe HBT with trapezoidal or triangular Ge profile are carried out to optimize the device performance. An HBT with $15\%$ triangular Ge profile shows higher cut-off frequency and DC current gain than that with $19\%$ trapezoidal Ge profile. The cut-off frequency and DC gain are increased from 42GHz to 84GHz and from 200 to 600, respectively. The SiGe HBT has been fabricated using a production CVD reactor.

  • PDF

Optimum Ge Profile for Higher Cut Off Frequency of SiGe HBT (SiGe HBT 소자의 높은 차단 주파수 특성을 위한 Ge profile 연구)

  • Kim, Sung-Hoon;Kim, Kyung-Hae;Lee, Hoong-Joo;Ryum, Byung-Ryul;Yi, Jun-Sin
    • Proceedings of the KIEE Conference
    • /
    • 2000.07c
    • /
    • pp.1803-1805
    • /
    • 2000
  • This paper analyzes the effects of Ge profiles shape of SiGe heterojunction bipolar transistors (HBT's) for high frequency application. Device simulations using ATLAS/BLAZE for the SiGe HBT with trapezoidal or triangular Ge profile are carried out to optimize the device performance. An HBT with 15% triangular Ge profile shows higher cut-off frequency and DC current gain than that with 19% trapezoidal Ge profile. The cut-off frequency and BC gain are increased from 42GHz to 84GHz and from 200 to 600, respectively.

  • PDF

VBIC Model Application and Parameter Extraction and Optimization for SiGe HBT

  • Lee, Sang-Heung;Park, Chan-Woo;Lee, Seung-Yun;Lee, Ja-Yol;Kang, Jin-Yeong
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.28 no.8A
    • /
    • pp.650-656
    • /
    • 2003
  • In 1995, a group of representatives from the integrated circuits and computer-aided design industries presented a industry standard bipolar model called the VBIC model. The VBIC model includes the improved Early effect, quasi-saturation, substrate parasitic, avalanche multiplication, and self-heating which are not available in the conventional SGP model. This paper applies VBIC model for SiGe HBT device and develops an accurate and efficient methodology to extract all the DC and AC parameters of the VBIC model for SiGe HBT device at room temperature. Simulated results by the extracted VBIC model parameter are compared with the measurement data and show very good agreement in both DC and s-parameters prediction.

2 GHz Down Conversion MMIC Mixer using SiGe HBT Foundry (SiGe HBT 공정을 이용한 2 GHz Down Conversion MMIC Mixer 개발)

  • S.-M. Heo;J.-H. Joo;S.-Y. Ryu;J.-S. Choi;Y.-H. Nho;B.-S. Kim
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.13 no.8
    • /
    • pp.764-768
    • /
    • 2002
  • In this paper, a double balanced gilbert cell MMIC mixer was realized in Tachyonics SiGe HBT technology. The fabricated mixer has 17 dB conversion gain, 9.8 dB noise figure, -4.2 dBm output 1 dB compression point, -27 dBc RF to IF isolation, and the good input, output matching characteristics. It draws 10 mA from a 3 V supply. The simulation and the measured results are closer to each other, which confirms accuracy of the model library and reliability of the process.

Fabrication of the Hihg Power SiGe Heterojunction Bipolar Transistors using APCVD (상압 화학 기상 증착기를 이용한 고출력 SiGe HBT제작)

  • 한태현;이수민;조덕호;염병령
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1996.11a
    • /
    • pp.26-28
    • /
    • 1996
  • A high power SiGe HBT has been fabricated using APCVD(Atmospheric Pressure Chemical Vapor Deposition) and its perfermanoe has been analysed. The composition of Ge in the SiGe base was graded from 0% at the emitter-base junction to 20% at the base-collector junction. As a base electrode, titanium disilicide(TiSi$_2$) was used to reduce the extrinsic base resistance. The SiGe HBT with an emitter area of 2$\times$8${\mu}{\textrm}{m}$$^2$typically has a cutoff frequency(f$_{T}$) of 7.0GHz and a maximun oscillation frequency(f$_{max}$) of 16.1GHz with a pad de-embedding. The packaged high power SiGe HBT with an emitter area of 2xBx80${\mu}{\textrm}{m}$$^2$typically shows a cutoff frequency of 4.7GHz and a maximun oscillation frequency of 7.1GHz at Ic of 115mA.A.A.

  • PDF

RBS Analysis on the Si0.9Ge0.1 Epitaxial Layer for the fabrication of SiGe HBT (SiGe HBT 제작을 위한 실리콘 게르마늄 단결정 박막의 RBS 분석)

  • 한태현;안호명;서광열
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.17 no.9
    • /
    • pp.916-923
    • /
    • 2004
  • In this paper, the strained Si$_{0.9}$Ge$_{0.1}$ epitaxial layers grown by a reduced pressure chemical vapor deposition (RPCVD) on Si (100) were characterized by Rutherford backscattering spectrometery (RBS) for the fabrication of an SiGe heterojunction bipolar transistor(HBT). RBS spectra of the ${Si}_0.9{Ge}_0.1$epitaxial layers grown on the Si substrates which were implanted with the phosphorus (P) ion and annealed at a temperature between $850^{\circ}C$ - $1000^{\circ}C$ for 30min were analyzed to investigate the post thermal annealing effect on the grown${Si}_0.9{Ge}_0.1$epitaxial layer quality. Although a damage of the substrates by P ion-implantation might be cause of the increase of RBS yield ratios, but any defects such as dislocation or stacking fault in the grown ${Si}_0.9{Ge}_0.1$ epitaxial layer were not found in transmission electron microscope (TEM) photographs. The post high temperature rapid thermal annealing (RTA) effects on the crystalline quality of the ${Si}_0.9{Ge}_0.1$ epitaxial layers were also analyzed by RBS. The changes in the RBS yield ratios were negligible for RTA a temperature between $900^{\circ}C$ - $1000^{\circ}C$for 20 sec, or $950^{\circ}C$for 20 sec - 60 sec. A SiGe HBT array shows a good Gummel characteristics with post RTA at $950^{\circ}C$ for 20 sec.sec.sec.

Design of Cellular Power Amplifier Using a SifSiGe HBT

  • Hyoung, Chang-Hee;Klm, Nam-Young;Han, Tae-Hyeon;Lee, Soo-Min;Cho, Deok-Ho
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1997.04a
    • /
    • pp.236-238
    • /
    • 1997
  • A cellular power amplifier using an APCVD(Atmospheric Pressure Chemical Vapor Deposition)-grown SiGe base HBT of ETRI has been designed with a linear simulation CAD. The Si/SiGe HBT with an emitter area of 2$\times$8${\mu}{\textrm}{m}$$^2$typically has a cutoff frequency(f$_{T}$) of 7.0 GHz and a maximum oscillation frequency(f$_{max}$) of 16.1 GHz with a pad de-embedding A packaged power Si/SiGe HBT with an emitter area of 2$\times$8$\times$80${\mu}{\textrm}{m}$$^2$typically shows a f$_{T}$ of 4.7 GHz and a f$_{max}$ of 7.1 GHz at a collector current (Ic) of 115 mA. The power amplifier exhibits a Forward transmission coefficient(S21) of 13.5 dB, an input and an output reflection coefficients of -42 dB and -45 dB respectively. Up to now the III-V compound semiconductor devices hale dominated microwave applications, however a rapid progress in Si-based technology make the advent of the Si/SiGe HBT which is promising in low to even higher microwave range because of lower cost and relatively higher reproducibility of a Si-based process.ess.ess.

  • PDF

Current Gain Enhancement in SiGe HBTs (SiGe HBT의 Current Gain특성 향상)

  • 송오성;이상돈;김득중
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.5 no.4
    • /
    • pp.367-370
    • /
    • 2004
  • We fabricated SiGe BiCMOS devices, which are important for ultra high speed RF IC chips, by employing $0.35\mu{m}$ CMOS process. To meet with the requirement of low noise level with linear base leakage current at low VBE region, we try to minimize polysilicon/ silicon interface traps by optimizing capping silicon thickness and EDR(emitter drive-in RTA) temperature. We employed $200\AA$and $300\AA$-thick capping silicon, and varied the EDR process condition at temperature of $900-1000^\circ{C}$, and time of 0-30 sec at a given capping silicon thickness. We investigated current gain behavior at each process condition. We suggest that optimum EDR process condition would be $975^\circ{C}$-30 sec with $300\AA$-thick capping silicon for proposed $0.35\mu{m}$-SiGe HBT devices.

  • PDF