• Title/Summary/Keyword: Schottky barrier height

Search Result 108, Processing Time 0.023 seconds

Fabrication of Schottky diodes for RFID tag integration using Standard $0.18{\mu}m$ CMOS process (RFID tag 집적화를 위한 $0.18{\mu}m$ 표준 CMOS 공정을 이용한 쇼트키 다이오드의 제작)

  • Shim, Dong-Sik;Min, Young-hun
    • Proceedings of the IEEK Conference
    • /
    • 2006.06a
    • /
    • pp.591-592
    • /
    • 2006
  • Schottky diodes for Radio-frequency identification (RFID) tag integration on chip were designed and fabricated using Samsung electronics System LSI standard $0.18{\mu}m$ CMOS process. Schottky diodes were designed as interdigitated fingers array by CMOS layout design rule. 64 types of Schottky diode were designed and fabricated with the variation of finger width, length and numbers with a $0.6{\mu}m$ guard ring enclosing n-well. Titanium was used as Schottky contact metal to lower the Schottky barrier height. Barrier height of the fabricated Schottky diode was 0.57eV. DC current - voltage measurements showed that the fabricated Schottky diode had a good rectifying properties with a breakdown voltage of -9.15 V and a threshold voltage of 0.25 V.

  • PDF

High Voltage Ti/4H-SiC Schottky Rectifiers (고전압 Ti/4H-SiC 쇼트키 장벽 다이오드 제작 및 특성분석)

  • Kim, C.K.;Yang, S.J.;Lee, J.H.;Noh, I.H.;Cho, N.I.;Kim, N.K.;Kim, E.D.
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2002.07b
    • /
    • pp.834-838
    • /
    • 2002
  • In this paper, we have fabricated 4H-SiC schottky diodes utilizing a metal-oxide overlap structure for electric filed termination. The barrier height and Ideality factor were measured by current-voltage, capacitance-voltage characteristics. Schottky barrier height(SBH) were 1.41ev for Ni and 1.35eV for Pt, 1.52eV for Pt/Ti at room temperature and Pt/Ti Schottky diode exhibited Ideality factor was 1.06 to 1.4 in the range of $25^{\circ}C{\sim}200^{\circ}C$. To improve the reverse bias characteristics, an edge termination technique is employed for Pt/Ti/4H-SiC Schottky rectifiers and the device show excellent characteristics with higher blocking voltage up to 780V compared with unterminated devices.

  • PDF

Formation Mechanism of a Large Schottky Barrier Height for Cr-AlGaN/GaN Heterostructure (Cr/n-AlGaN/GaN Schottky Contact에서 높은 쇼트키 장벽 형성 메카니즘에 관한 연구)

  • Nam, Hyo-Duk;Lee, Yeung-Min;Jang, Ja-Soon
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.24 no.4
    • /
    • pp.266-270
    • /
    • 2011
  • We report on the formation mechanism of large Schottky barrier height (SBH) of nonalloyed Cr Schottky contacts on strained Al0.25Ga0.75N/GaN. Based on the current-voltage (I-V) and capacitance-voltage (C-V) data, the SBHs are determined to be 1.98 (${\pm}0.02$) and 2.07 (${\pm}0.02$) eV from the thermionic field emission and two-dimensional electron gas (2DEG) calculations, respectively. Possible formation mechanism of large SBH will be described in terms of the formation of Cr-O chemical bonding at the interface between Cr and AlGaN/GaN, low binding-energy shift to surface Fermi level, and the reduction of 2DEG electrons.

Electrical Characteristics and Deep Level Traps of 4H-SiC MPS Diodes with Different Barrier Heights (전위 장벽에 따른 4H-SiC MPS 소자의 전기적 특성과 깊은 준위 결함)

  • Byun, Dong-Wook;Lee, Hyung-Jin;Lee, Hee-Jae;Lee, Geon-Hee;Shin, Myeong-Cheol;Koo, Sang-Mo
    • Journal of IKEEE
    • /
    • v.26 no.2
    • /
    • pp.306-312
    • /
    • 2022
  • We investigated electrical properties and deep level traps in 4H-SiC merged PiN Schottky (MPS) diodes with different barrier heights by different PN ratios and metallization annealing temperatures. The barrier heights of MPS diodes were obtained in IV and CV characteristics. The leakage current increased with the lowering barrier height, resulting in 10 times larger current. Additionally, the deep level traps (Z1/2 and RD1/2) were revealed by deep level transient spectroscopy (DLTS) measurement in four MPS diodes. Based on DLTS results, the trap energy levels were found to be shallow level by 22~28% with lower barrier height It could confirm the dependence of the defect level and concentration determined by DLTS on the Schottky barrier height and may lead to incorrect results regarding deep level trap parameters with small barrier heights.

Forward Current Transport Mechanism of Cu Schottky Barrier Formed on n-type Ge Wafer

  • Kim, Se Hyun;Jung, Chan Yeong;Kim, Hogyoung;Cho, Yunae;Kim, Dong-Wook
    • Transactions on Electrical and Electronic Materials
    • /
    • v.16 no.3
    • /
    • pp.151-155
    • /
    • 2015
  • We fabricated the Cu Schottky contact on an n-type Ge wafer and investigated the forward bias current-voltage (I-V) characteristics in the temperature range of 100~300 K. The zero bias barrier height and ideality factor were determined based on the thermionic emission (TE) model. The barrier height increased and the ideality factor decreased with increasing temperature. Such temperature dependence of the barrier height and the ideality factor was associated with spatially inhomogeneous Schottky barriers. A notable deviation from the theoretical Richardson constant (140.0 Acm-2K-2 for n-Ge) on the conventional Richardson plot was alleviated by using the modified Richardson plot, which yielded the Richardson constant of 392.5 Acm-2K-2. Finally, we applied the theory of space-charge-limitedcurrent (SCLC) transport to the high forward bias region to find the density of localized defect states (Nt), which was determined to be 1.46 × 1012 eV-1cm-3.

Electrical characteristics of GaAs MESFET according to the heat treatment of Ti/Au and Ti/Pd/Au schottky contacts (Ti/Au, Ti/Pd/Au 쇼트키 접촉의 열처리에 따른 GaAs MESFET의 전기적 특성)

  • 남춘우
    • Electrical & Electronic Materials
    • /
    • v.8 no.1
    • /
    • pp.56-63
    • /
    • 1995
  • MESFETs of the Ti/Au and Ti/Pd/Au gate were fabricated on n-type GaAs. Interdiffusion at Schottky interfaces, Schottky contact properties, and MESFET characteristics with heat treatment were investigated. Ti of Ti/Au contact and Pd of Ti/Pd/Au contact acted as a barrier metal against interdiffusion of Au at >$220^{\circ}C$. Pd of Ti/Pd/Au contact acted as a barrier metal even at >$360^{\circ}C$, however, Ti of Ti/Au contact promoted interdiffusion of Au instead of role of barrier metal. As the heat treatment temperature increases, in the case of both contact, saturated drain current and pinch off voltage decreased, open channel resistance increased, and degree of parameter variation in Ti/Au gate was higher than in Ti/Pd/Au gate at >$360^{\circ}C$ Schottky barrier height of Ti/Au and Ti/Pd/Au contacts was 0.69eV and 0.68eV in the as-deposited state, respectively, and Fermi level was pinned in the vicinity of 1/2Eg. As the heat treatment temperature increases, barrier height of Ti/Pd/Au contact increased, however, decreased at >$360^{\circ}C$ in the case of Ti/Au contact. Ideality factor of Ti/Au contact was nearly constant regardless of heat treatment, however, increased at >$360^{\circ}C$ in the case of Ti/Au contact. From the results above, Ti/Pd/Au was stable gate metal than Ti/Au.

  • PDF

Structural Analysis of Low Temperature Processed Schottky Contacts to n-InGaAs (저온공정 n-InGaAs Schottky 접합의 구조적 특성)

  • 이홍주
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.14 no.7
    • /
    • pp.533-538
    • /
    • 2001
  • The barrier height is found to increase from 0.25 to 0.690 eV for Schottky contacts on n-InGaAs using deposition of Ag on a substrate cooled to 77K(LT). Surface analysis leads to an interface model for the LT diode in which there are oxide compounds of In:O and As:O between the metal and semiconductor, leading to behavior as a metal-insulator-semiconductor diode. The metal film deposited t LT has a finer and more uniform structure, as revealed by scanning electron microscopy and in situ metal layer resistance measurement. This increased uniformity is an additional reason for the barrier height improvement. In contrast, the diodes formed at room temperature exhibit poorer performance due to an unpassivated surface and non-uniform metal coverage on a microscopic level.

  • PDF

Electrical Characteristics of 4H-SiC Junction Barrier Schottky Diode (4H-SiC JBS Diode의 전기적 특성 분석)

  • Lee, Young-Jae;Cho, Seulki;Seo, Ji-Ho;Min, Seong-Ji;An, Jae-In;Oh, Jong-Min;Koo, Sang-Mo;Lee, Deaseok
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.31 no.6
    • /
    • pp.367-371
    • /
    • 2018
  • 1,200 V class junction barrier schottky (JBS) diodes and schottky barrier diodes (SBD) were simultaneously fabricated on the same 4H-SiC wafer. The resulting diodes were characterized at temperatures from room temperature to 473 K and subsequently compared in terms of their respective I-V characteristics. The parameters deduced from the observed I-V measurements, including ideality factor and series resistance, indicate that, as the temperature increases, the threshold voltage decreases whereas the ideality factor and barrier height increase. As JBS diodes have both Schottky and PN junction structures, the proper depletion layer thickness, $R_{on}$, and electron mobility values must be determined in order to produce diodes with an effective barrier height. The comparison results showed that the JBS diodes exhibit a larger effective barrier height compared to the SBDs.

Electrical Characteristics of the SiC SBD Prepared by using the Facing Targets Sputtering Method (대향 타겟 스퍼터링법으로 제작한 SiC SBD의 전기적 특성)

  • Lee, Jinseon;Kang, Tai Young;Kim, Kyung Hwan
    • Journal of the Semiconductor & Display Technology
    • /
    • v.14 no.1
    • /
    • pp.27-30
    • /
    • 2015
  • SiC based Schottky barrier diodes were prepared by using the facing targets sputtering method. In this research, 4H-SiC polytypes of SiC were adopted and Molybdenum, Titanium was employed as the Schottky metal of the metal-semiconductor contacts. Both structures showed the rectifying nature in their forward and reverse J-V characteristic curve and the ideality factors calculated from these plots that were close to unity were represented the nearly ideal behavior. Difference of Schottky barrier height between prepared devices was also corresponding with the electrical characteristics of themselves. Therefore the suitability of the facing targets sputtering method for fabrication of Schottky diodes could be suggested from these results.

Fabrication of a Au/Ni/Ti/3C-SiC Schottky Diode and its Characteristics for High-voltages (고내압용 Au/Ni/Ti/3C-SiC 쇼트키 다이오드의 제작과 그 특성)

  • Shim, Jae-Cheol;Chung, Gwiy-Sang
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.24 no.4
    • /
    • pp.261-265
    • /
    • 2011
  • This paper describes the fabrication and characteristics of a Au/Ni/Ti/3C-SiC Schottky diode with field plate (FP) edge termination. The Schottky contacts were annealed for 30 min at temperatures ranging from 0 to $800^{\circ}C$. At annealing temperature of $600^{\circ}C$, it showed an inhomogeneous Schottky barrier and had the best electrical characteristics. However, the annealing of $800^{\circ}C$ replaced it with ohmic behaviors because of the formation of many different types of nickel silicides. The fabricated Schottky diode had a breakdown voltage of 200 V, Schottky barrier height of 1.19 eV and worked normally even at $200^{\circ}C$.