• Title/Summary/Keyword: RF MOSFET

Search Result 97, Processing Time 0.028 seconds

Large-Signal Output Equivalent Circuit Modeling for RF MOSFET IC Simulation

  • Hong, Seoyoung;Lee, Seonghearn
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.15 no.5
    • /
    • pp.485-489
    • /
    • 2015
  • An accurate large-signal BSIM4 macro model including new empirical bias-dependent equations of the drain-source capacitance and channel resistance constructed from bias-dependent data extracted from S-parameters of RF MOSFETs is developed to reduce $S_{22}$-parameter error of a conventional BSIM4 model. Its accuracy is validated by finding the much better agreement up to 40 GHz between the measured and modeled $S_{22}$-parameter than the conventional one in the wide bias range.

Accurate Non-Quasi-Static Gate-Source Impedance Model of RF MOSFETs

  • Lee, Hyun-Jun;Lee, Seonghearn
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.13 no.6
    • /
    • pp.569-575
    • /
    • 2013
  • An improved non-quasi-static gate-source impedance model including a parallel RC block for short-channel MOSFETs is developed to simulate RF MOSFET input characteristics accurately in the wide range of high frequency. The non-quasi-static model parameters are accurately determined using the physical input equivalent circuit. This improved model results in much better agreements between the measured and modelled input impedance than a simple one with a non-quasi-static resistance up to 40GHz, verifying its accuracy.

Modified SPICE BSIM3v3 Model for RF MOSFET IC Design (RF MOSFET IC 설계를 위한 수정된 SPICE BISM3v3 모델)

  • Kim, Jong-Hyuck;Lee, Seong-Hearn;Kim, Young-Wug
    • Proceedings of the IEEK Conference
    • /
    • 2006.06a
    • /
    • pp.545-546
    • /
    • 2006
  • The improved model that external capacitances are connected to a conventional BSIM3v3 RF Macro model with Rg and Rsub is developed in this paper. The extracted external capacitances and resistances are modeled by scalable fitting equations. The modeled S-parameters of $0.13{\mu}m$ NMOSFET agree well with measured ones from 10MHz to 10GHz, verifying the accuracy of the improved model.

  • PDF

Analysis of $f_T$ and $f_{max}$ Dependence on Unit Gate Finger Width for RF Performance Optimization of MOSFETs (MOSFET의 RF 성능 최적화를 위한 단위 게이트 Finger 폭에 대한 $f_T$$f_{max}$의 종속데이터 분석)

  • Cha, Ji-Yong;Cha, Jun-Young;Jung, Dae-Hyoun;Lee, Seong-Hearn
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.9
    • /
    • pp.21-25
    • /
    • 2008
  • In this study, to maximize RF performance of MOSFETs, $f_T$ and $f_{max}$ dependent data on $W_u$ are measured and newly analyzed by extracting small-signal model parameters. From the physical analysis results, it is found that a peak value of $f_T$ is generated by $W_u$-independent parasitic gate-bulk capacitance at narrow $W_u$ and the wide width effect of reducing the increasing rate of transconductance at wide $W_u$. In addition, it is revealed that a maximum value of $f_{max}$ is caused by the non-quasi-static effect that the gate resistance is greatly reduced at narrow $W_u$ and becomes constant at wide $W_u$.

A 5GHz-Band Low Noise Amplifier Using Depletion-type SOI MOSFET (공핍형 SOI MOSFET를 이용한 5GHz대역 저잡음증폭기)

  • Kim, Gue-Chol
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.13 no.10
    • /
    • pp.2045-2051
    • /
    • 2009
  • A 5-GHz band Low Noise Amplifier(LNA) using SOI MOSFET is designed. To improve the noise performance, depletion-type SOI MOSFET is adopted, and it is designed by the two-stage topology consisting of common-source and common-gate stages for low-voltage operation. The fabricated LNA achieved an S11 of less than -10dB, voltage gain of 21dB with a power consumption of 8.3mW at 5.5GHz, and a noise figure of 1.7dB indicated that the depletion-type LNA improved the noise figure by 0.3dB compared with conventional type. These results show the feasibility of a CMOS LNA employing depletion-type SOI MOSFET for low-noise application.

Design of 26GHz Variable-N Frequency Divider for RF PLL (RF PLL용 26GHz 가변 정수형 주파수분할기의 설계)

  • Kim, Ho-Gil;Chai, Sang-Hoon
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.49 no.9
    • /
    • pp.270-275
    • /
    • 2012
  • This paper describes design of a variable-N frequency synthesizer for RF PLL with $0.13{\mu}m$ silicon CMOS technology being used as an application of the UWB system like MBOA. To get good performance of speed and noise super dynamic circuits was used, and to get variable-N division ratio MOSFET switching circuits was used. Especially to solve narrow bandwidth problem of the dynamic circuits load resistance value of unit divider block was varied. Simulation results of the designed circuit shows very fast and wide operation characteristics as 5~26GHz frequency range.

High Voltage β-Ga2O3 Power Metal-Oxide-Semiconductor Field-Effect Transistors (고전압 β-산화갈륨(β-Ga2O3) 전력 MOSFETs)

  • Mun, Jae-Kyoung;Cho, Kyujun;Chang, Woojin;Lee, Hyungseok;Bae, Sungbum;Kim, Jeongjin;Sung, Hokun
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.32 no.3
    • /
    • pp.201-206
    • /
    • 2019
  • This report constitutes the first demonstration in Korea of single-crystal lateral gallium oxide ($Ga_2O_3$) as a metal-oxide-semiconductor field-effect-transistor (MOSFET), with a breakdown voltage in excess of 480 V. A Si-doped channel layer was grown on a Fe-doped semi-insulating ${\beta}-Ga_2O_3$ (010) substrate by molecular beam epitaxy. The single-crystal substrate was grown by the edge-defined film-fed growth method and wafered to a size of $10{\times}15mm^2$. Although we fabricated several types of power devices using the same process, we only report the characterization of a finger-type MOSFET with a gate length ($L_g$) of $2{\mu}m$ and a gate-drain spacing ($L_{gd}$) of $5{\mu}m$. The MOSFET showed a favorable drain current modulation according to the gate voltage swing. A complete drain current pinch-off feature was also obtained for $V_{gs}<-6V$, and the three-terminal off-state breakdown voltage was over 482 V in a $L_{gd}=5{\mu}m$ device measured in Fluorinert ambient at $V_{gs}=-10V$. A low drain leakage current of 4.7 nA at the off-state led to a high on/off drain current ratio of approximately $5.3{\times}10^5$. These device characteristics indicate the promising potential of $Ga_2O_3$-based electrical devices for next-generation high-power device applications, such as electrical autonomous vehicles, railroads, photovoltaics, renewable energy, and industry.

Analysis of Radio Frequency characteristics for Double Gate MOSFET (Double Gate MOSFET의 RF특성분석)

  • 김근호;고석웅;정학기
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2003.05a
    • /
    • pp.690-692
    • /
    • 2003
  • In this paper, we have investigated characteristics of radio frequency for double gate MOSFET with 50nm main gate in according to variation of side gate length. We could know the increasement of cut-off frequency as the side gate length is lower. As a result, we could know the most optimum performance characteristics when side gate length was 70nm. In this time, the DG MOSFET of side gate with 70nm has very high cut-off frequency like 41.4GHz.

  • PDF

Characteristics of Circular β-Ga2O3 MOSFETs with High Breakdown Voltage (>1,000 V) (높은 항복전압(>1,000 V)을 가지는 Circular β-Ga2O3 MOSFETs의 특성)

  • Cho, Kyu Jun;Mun, Jae-Kyong;Chang, Woojin;Jung, Hyun-Wook
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.33 no.1
    • /
    • pp.78-82
    • /
    • 2020
  • In this study, MOSFETs fabricated on Si-doped, MBE-grown β-Ga2O3 are demonstrated. A Si-doped Ga2O3 epitaxial layer was grown on a Fe-doped, semi-insulating 1.5 cm × 1 cm Ga2O3 substrate using molecular beam epitaxy (MBE). The fabricated devices are circular type MOSFETs with a gate length of 3 ㎛, a source-drain spacing of 20 ㎛, and a gate width of 523 ㎛. The device exhibited a good pinch-off characteristic, a high on-off drain current ratio of approximately 2.7×109, and a high breakdown voltage of 1,080 V, which demonstrates the potential of Ga2O3 for power device applications including electric vehicles, railways, and renewable energy.

Bias and Gate-Length Dependent Data Extraction of Substrate Circuit Parameters for Deep Submicron MOSFETs (Deep Submicron MOSFET 기판회로 파라미터의 바이어스 및 게이트 길이 종속 데이터 추출)

  • Lee Yongtaek;Choi Munsung;Ku Janam;Lee Seonghearn
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.12
    • /
    • pp.27-34
    • /
    • 2004
  • The study on the RF substrate circuit is necessary to model RF output characteristics of deep submicron MOSFETs below 0.2$\mum$ gate length that have bun commercialized by the recent development of Si submicron process. In this paper, direct extraction methods are developed to apply for a simple substrate resistance model as well as another substrate model with connecting resistance and capacitance in parallel. Using these extraction methods, better agreement with measured Y22-parameter up to 30 GHz is achieved for 0.15$\mum$ CMOS device by using the parallel RC substrate model rather than the simple resistance one, demonstrating the RF accuracy of the parallel model and extraction technique. Using this model, bias and gate length dependent curves of substrate parameters in the RF region are obtained by increasing drain voltage of 0 to 1.2V at deep submicron devices with various gate lengths of 0.11 to 0.5㎛ These new extraction data will greatly contribute to developing a scalable RF nonlinear substrate model.