• Title/Summary/Keyword: R&D Control Gate

Search Result 40, Processing Time 0.027 seconds

A Study on Active Voltage Control of Series Connected IGBTs (IGBT소자 직렬연결 구동 연구)

  • Hong, S.W.;Yang, H.J.;Kim, J.M.;Lee, H.S.;Chang, B.H.;Oh, K.I.
    • Proceedings of the KIEE Conference
    • /
    • 1998.07f
    • /
    • pp.1966-1968
    • /
    • 1998
  • This paper describes a gate drive circuit for series connected IGBTs in high voltage applications. The proposed control criterion of the gate circuit is to actively limit the voltages during switching transients, while minimizing switching transient and losses. In order to achieve the control criterion, an analog closed loop control scheme is adopted. The performance of gate drive circuit is examined experimentally by the series connection of three IGBTs with conventional snubber circuits. The experimental results show the voltage balancing by an active control under wide variation in loads and imbalance conditions.

  • PDF

Gate array(custom IC) of high speed processing circuit for sequence instruction (시퀀스 명령 고속처리 회로의 gate array)

  • Yoo, J. H.;Yang, O.;Shin, Y. M.;Ann, J. B.;Lee, J. D.
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1988.10a
    • /
    • pp.414-417
    • /
    • 1988
  • Recently PLC pursues faster scanning time, circuit confidence, reliability improvement, and smaller size. To obtain above all merit, custom IC(Gate Array) is developed. Custom IC includes 5 main blocks and 2 auxiliary blocks. The 5 main blocks process faster sequential instruction execution by only logic gate using hexa instruction code system. And the 2 auxiliary blocks generate baud rate clock (153.6 KHz, 76.8KHz) to communicate between PLC and computer or programmers.

  • PDF

Low Voltage Program/Erase Characteristics of Si Nanocrystal Memory with Damascene Gate FinFET on Bulk Si Wafer

  • Choe, Jeong-Dong;Yeo, Kyoung-Hwan;Ahn, Young-Joon;Lee, Jong-Jin;Lee, Se-Hoon;Choi, Byung-Yong;Sung, Suk-Kang;Cho, Eun-Suk;Lee, Choong-Ho;Kim, Dong-Won;Chung, Il-Sub;Park, Dong-Gun;Ryu, Byung-Il
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.6 no.2
    • /
    • pp.68-73
    • /
    • 2006
  • We propose a damascene gate FinFET with Si nanocrystals implemented on bulk silicon wafer for low voltage flash memory device. The use of optimized SRON (Silicon-Rich Oxynitride) process allows a high degree of control of the Si excess in the oxide. The FinFET with Si nanocrystals shows high program/erase (P/E) speed, large $V_{TH}$ shifts over 2.5V at 12V/$10{\mu}s$ for program and -12V/1ms for erase, good retention time, and acceptable endurance characteristics. Si nanocrystal memory with damascene gate FinFET is a solution of gate stack and voltage scaling for future generations of flash memory device. Index Terms-FinFET, Si-nanocrystal, SRON(Si-Rich Oxynitride), flash memory device.

Performance Enhancement of 3-way Doherty Power Amplifier using Gate and Drain bias control (Gate 및 Drain 바이어스 제어를 이용한 3-way Doherty 전력증폭기와 성능개선)

  • Lee, Kwang-Ho;Lee, Suk-Hui;Bang, Sung-Il
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.48 no.1
    • /
    • pp.77-83
    • /
    • 2011
  • In this thesis, 50W Doherty amplifier was designed and implemented for Beyond 3G's repeater and base-station. Auxiliary amplifier of doherty amplifier was implemented by Gate bias control circuit. Though gate bias control circuit solved auxiliary's bias problem, output characteristics of doherty amplifier was limited. To enhance the output characteristic relativize Drain control circuit And To improve power efficiency make 3-way Doherty power amplifier. therefore, 3-way GDCD (Gate and Drain bias Control Doherty) power amplifier is embodied to drain bias circuit for General Doherty power amplifier. The 3-way GDCD power amplifier composed of matching circuit with chip capacitor and micro strip line using FR4 dielectric substance of specific inductive capacity(${\varepsilon}r$) 4.6, dielectric substance height(H) 30 Mills, and 2.68 Mills(2 oz) of copper plate thickness(T). Experiment result satisfied specification of amplifier with gains are 57.03 dB in 2.11 ~ 2.17 GHz, 3GPP frequency band, PEP output is 50.30 dBm, W-CDMA average power is 47.01 dBm, and ACLR characteristics at 5MHz offset frequency band station is -40.45 dBc. Especially, 3-way DCHD power amplifier showed excellence efficiency performance improvement in same ACLR than general doherty power amplifier.

Characteristic of On-resistance Improvement with Gate Pad Structure (온-저항 특성 향상을 위한 게이트 패드 구조에 관한 연구)

  • Kang, Ye-Hwan;Yoo, Won-Young;Kim, Woo-Taek;Park, Tae-Su;Jung, Eun-Sik;Yang, Chang Heon
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.28 no.4
    • /
    • pp.218-221
    • /
    • 2015
  • Power MOSFETs (metal oxide semiconductor field effect transistor) operate as energy control semiconductor switches. In order to reduce energy loss of the device during switch-on state, it is essential to increase its conductance. In this study we have investigated a structure to reduce the on-resistance characteristics of the MOSFET. We have a proposed MOSFET structure of active cells region buried under the gate pad. The measurement are carried out with a EDS to analyze electrical characteristics, and the proposed MOSFET are compared with the conventional MOSFET. The result of proposed MOSFET was 1.68[${\Omega}$], showing 10% improvement compared to the conventional MOSFET at 700[V].

Development of Thermal Printer Head Controller using Gate Array (Gate Array에 의한 Thermal Printer Head Controller의 개발)

  • Park, C.W.;Choi, G.S.;An, K.H.;Watanabe, T.
    • Proceedings of the KIEE Conference
    • /
    • 1995.07b
    • /
    • pp.919-921
    • /
    • 1995
  • In this paper, development of Thermal Printer Head(TPH) controller by using gate array having high reliability and good performance is proposed. Over the 3000 gates are performed to control print image data signals and relative peripheral hardwares. The proposed gate array has TPH control circuit, print control and step motor drive, and print image data control, decoder output control parts. This TPH controller will be a good application to FAX or label printer and barcode printers.

  • PDF

DEVELOPMENT OF AC SERVO MOTOR CONTROLLER FOR INDUSTRIAL ROBOT AND CNC MACHINE SYSTEM (산업용 ROBOT와 공작기계를 위한 AC SERVO MOTOR 제어기 개발)

  • Lim, Sang-Gwon;Lee, Jin-Won;Moon, Yong-Ky;Jeon, Dong-Lyeol;Jin, Sang-Hyun;Oh, In-Hwan;Kim, Dong-Il;Kim, Sung-Kwun
    • Proceedings of the KIEE Conference
    • /
    • 1992.07b
    • /
    • pp.1211-1214
    • /
    • 1992
  • AC servo motor drives, Fara DS series, proposed in this paper can be effectively used in robots, CNC machine tools, and FA system with AC servo motors as actuators. The inverter of the AC servo drive consists of IGBT (Insulated Gate Bipolar Transistor) which have high switching frequency. Noises and vibrations generated in variable speed control of AC servo motors can be greatly reduced due to their high switching frequencies. In the developed servo drive, maximum torque is always generated in the whole speed range by compensating phase shift, which results from the nonlinearies of the AC servo motor during abrupt acceleration and deceleration. Abundant protection functions are provided to prevent abnormal state of the servo motor, and furthermore diverse user options are considered provided for the effective application. The proposed AC servo motor drive is designed to minimize velocity variation with respect to external load, supply voltage, environmental temperature, and humidity, so can be widely used in the fields of factory automation including robots and CNC msachine tools.

  • PDF

Gate-to-Drain Capacitance Dependent Model for Noise Performance Evaluation of InAlAs/InGaAs Double-gate HEMT

  • Bhattacharya, Monika;Jogi, Jyotika;Gupta, R.S.;Gupta, Mridula
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.13 no.4
    • /
    • pp.331-341
    • /
    • 2013
  • In the present work, the effect of the gate-to-drain capacitance ($C_{gd}$) on the noise performance of a symmetric tied-gate $In_{0.52}Al_{0.48}As/In_{0.53}Ga_{0.47}As$ double-gate HEMT is studied using an accurate charge control based approach. An analytical expression for the gate-to-drain capacitance is obtained. In terms of the intrinsic noise sources and the admittance parameters ($Y_{11}$ and $Y_{21}$ which are obtained incorporating the effect of $C_{gd}$), the various noise performance parameters including the Minimum noise figure and the Minimum Noise Temperature are evaluated. The inclusion of gate-to-drain capacitance is observed to cause significant reduction in the Minimum Noise figure and Minimum Noise Temperature especially at low values of drain voltage, thereby, predicting better noise performance for the device.

Study of EMI Suppression Method Applied on DC Motor Driver of Power Tail Gate (파워테일게이트의 DC모터구동회로에 적용된 EMI 저감기법에 대한 연구)

  • Kim, Yeong-Sik;Yoon, Yong-Soo;Jung, Hun;Gohng, Jun-Ho;Lee, Sang-Ho
    • Transactions of the Korean Society of Automotive Engineers
    • /
    • v.16 no.1
    • /
    • pp.1-7
    • /
    • 2008
  • This paper presents electromagnetic interference(EMI) suppression method applied on the direct current(DC) motor driver for power tail gate control. EMI noise is generated by the fast switching of power devices connected to electric loads. It has become a matter of concern because of the vast increase in the number and sophistication of electronic system in automotive environment. The proposed EMI reduction method is based on the principle of reducing the transient speed of power devices by changing the parameters of the driver circuit related to the power MOSFET. In this paper, power losses were calculated by loss equations and thermal simulation was used to evaluate the effect on printed circuit board. Based on these results, the DC motor driver was fabricated and tested. The proposed method can help to design a DC motor driver which allows it to obtain an acceptable compromise between power losses and EMI.

Vector Controlled Inverter for Elevator Drive (ELEVATOR 구동용 VECTOR 제어 인버터)

  • Shin, H.J.;Jang, S.Y.;Lee, S.J.;Lee, S.D.
    • Proceedings of the KIEE Conference
    • /
    • 1991.07a
    • /
    • pp.627-630
    • /
    • 1991
  • This study is about vector controlled inverter for high quality elevator drive that is to improve the settling accuracy of elevator car and passenger's comfort in commercial buildings. In this study, an instantaneous space vector control type inverter was used to reduce the torque ripple ant to improve the velocity follow-up. This method calculates Instantaneous actual output torque and flux of induction motor by voltage and current, then compares them with a reference values by a speed regulator. The outputs of comparators select a switching mode, for an optimal voltage vector. Also, this study used IGBT (Insulated Gate Bipolar-Transistor), a high speed switching element, to reduce sound noise level, and DSP (Digital Signal Processor) was used to improve the reliability of the control circuit by fully digitalization.

  • PDF