• Title/Summary/Keyword: Phase noise performance

Search Result 741, Processing Time 0.025 seconds

8-VSB Remodulator for Retransmitting the Terrestrial Digital Broadcasting (지상파 디지털방송 재전송을 위한 8-VSB 재변조기)

  • Kim, Yoo-Won;Jo, Geun-Sik
    • Journal of Korea Multimedia Society
    • /
    • v.13 no.10
    • /
    • pp.1525-1533
    • /
    • 2010
  • With the digital terrestrial television broadcasting transition, terrestrial television broadcasting have required the replacement of retransmission facilities for the analog broadcasting installed in the existing apartment, building, cable TV station, MATV system and so on. In addition, new standards have been enacted for retransmission of the digital television broadcasting in MATV system. To deal with this issue, in this paper, we propose a new 8-VSB remodulator that can retransmit signals of the terrestrial digital television broadcasting. Moreover, we present a standard and the process composition of the 8-VSB remodulator, and an experimental environment configuration for performance evaluation. To achieve this, we have implemented the 8-VSB remodulator with the sequential process components comprised of the RF signal retransmission, the TS stream modulator, the RF signal reception and demodulation. Through the simulation, we analyze the performance standard from the measured data such as spurious and phase noise. And then, we measure SNR and EVM of each attenuation step of the signal obtained by the signal processor and the 8-VSB remodulator with the same retransmission environment and conditions. Experimental results show that both the 8-VSB remodulator and the signal processor can be used as equipment for the retransmission of the terrestrial digital television broadcasting. In addition, the 8-VSB remodulator performed well to improve the transmission efficiency for the digital broadcasting signal, compare to the existing signal processor.

Determination of alkylphenol ethoxylate in water by high performance liquid chromatography/electrospray ionization/mass spectrometry (HPLC/ESI/MS를 이용한 물 중의 알킬페놀에톡실레이트 분석)

  • Lee, Jeongae;Park, Song-Ja;Chung, Bong Chul
    • Analytical Science and Technology
    • /
    • v.17 no.3
    • /
    • pp.263-270
    • /
    • 2004
  • A method is described for the analysis of short-chain alkylphenol ethoxylates (APEOs), 4-octylphenol-di-ethoxylate (OP2EO) and 4-nonylphenol-di-ethoxylate (NP2EO), in drinking water or wastewater using reversed phase high-performance liquid chromatography with electrospray ionization mass spectrometry. The solvent system was water and methanol containing $10{\mu}M$ trifluoroacetic acid as an ionization solvent. We acidified 1 L of water samples to less than pH 2 with concentrated $H_2SO_4$ and loaded onto Sep-Pak $C_{18}$, and eluted with acetone. The calibration of OP2EO and NP2EO was performed for the concentration range from 20 to 500 ng/L and the correlation coefficients were 0.999 and 0.990, respectively. The limits of detection were 20 ng/L (OP2EO) and 50 ng/L (NP2EO) at a signal-to-noise ratio of 3. Accuracy and precision of this analytical method were 85.8 ~ 122.1% and 8.2 ~ 18.8%, respectively. The proposed method allowed a sensitive and rapid detection of OP2EO and NP2EO and it could be applied for monitoring of APEOs from environmental samples.

A Design of an Automatic Current Correcting Charge-Pump using Replica Charge Pump with Current Mismatch Detection (부정합 감지 복제 전하 펌프를 이용한 자동 전류 보상 전하 펌프의 설계)

  • Kim, Seong-Geun;Kim, Young-Shin;Pu, Young-Gun;Park, Joon-Sung;Hur, Jeong;Lee, Kang-Yoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.2
    • /
    • pp.94-99
    • /
    • 2010
  • This paper presents a charge pump architecture for correcting the current mismatch due to the PVT variation. In general, the current mismatch of the charge pump should be minimized to improve the phase noise and spur performance of the PLL. In order to correct the current mismatch of the charge pump, the current difference is detected by the replica charge pump and fed back into the main charge pump. This scheme is very simple and guarantees the high accuracy compared with the prior works. Also, it shows a good dynamic performance because the mismatch is corrected continuously. It is implemented in 0.13um CMOS process and the die area is $100{\mu}m\;{\times}\;160{\mu}m$. The voltage swing is from 0.2V to 1V at supply voltage of 1.2V. The charging and discharging currents are $100{\mu}A$, respectively and the current mismatch due to the PVT variation is less than 1%.

A Study on the Performance Improvement of Software Digital Filter using GPU (GPU를 이용한 소프트웨어 디지털 필터의 성능개선에 관한 연구)

  • Yeom, Jae-Hwan;Oh, Se-Jin;Roh, Duk-Gyoo;Jung, Dong-Kyu;Hwang, Ju-Yeon;Oh, Chungsik;Kim, Hyo-Ryoung
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.19 no.4
    • /
    • pp.153-161
    • /
    • 2018
  • This paper describes the performance improvement of Software (SW) digital filter using GPU (Graphical Processing Unit). The previous developed SW digital filter has a problem that it operates on a CPU (Central Processing Unit) basis and has a slow speed. The GPU was introduced to filter the data of the EAVN (East Asian VLBI Network) observation to improve the operation speed and to process data with other stations through filtering, respectively. In order to enhance the computational speed of the SW digital filter, NVIDIA Titan V GPU board with built-in Tensor Core is used. The processing speed of about 0.78 (1Gbps, 16MHz BW, 16-IF) and 1.1 (2Gbps, 32MHz BW, 16-IF) times for the observing time was achieved by filtering the 95 second observation data of 2 Gbps (512 MHz BW, 1-IF), respectively. In addition, 2Gbps data is digitally filtered for the 1 and 2Gbps simultaneously observed with KVN (Korean VLBI Network), and compared with the 1Gbps, we obtained similar values such as cross power spectrum, phase, and SNR (Signal to Noise Ratio). As a result, the effectiveness of developed SW digital filter using GPU in this research was confirmed for utilizing the data processing and analysis. In the future, it is expected that the observation data will be able to be filtered in real time when the distributed processing optimization of source code for using multiple GPU boards.

A Calibration-Free 14b 70MS/s 0.13um CMOS Pipeline A/D Converter with High-Matching 3-D Symmetric Capacitors (높은 정확도의 3차원 대칭 커패시터를 가진 보정기법을 사용하지 않는 14비트 70MS/s 0.13um CMOS 파이프라인 A/D 변환기)

  • Moon, Kyoung-Jun;Lee, Kyung-Hoon;Lee, Seung-Hoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.12 s.354
    • /
    • pp.55-64
    • /
    • 2006
  • This work proposes a calibration-free 14b 70MS/s 0.13um CMOS ADC for high-performance integrated systems such as WLAN and high-definition video systems simultaneously requiring high resolution, low power, and small size at high speed. The proposed ADC employs signal insensitive 3-D fully symmetric layout techniques in two MDACs for high matching accuracy without any calibration. A three-stage pipeline architecture minimizes power consumption and chip area at the target resolution and sampling rate. The input SHA with a controlled trans-conductance ratio of two amplifier stages simultaneously achieves high gain and high phase margin with gate-bootstrapped sampling switches for 14b input accuracy at the Nyquist frequency. A back-end sub-ranging flash ADC with open-loop offset cancellation and interpolation achieves 6b accuracy at 70MS/s. Low-noise current and voltage references are employed on chip with optional off-chip reference voltages. The prototype ADC implemented in a 0.13um CMOS is based on a 0.35um minimum channel length for 2.5V applications. The measured DNL and INL are within 0.65LSB and l.80LSB, respectively. The prototype ADC shows maximum SNDR and SFDR of 66dB and 81dB and a power consumption of 235mW at 70MS/s. The active die area is $3.3mm^2$.

A Time-Domain Comparator for Micro-Powered Successive Approximation ADC (마이크로 전력의 축차근사형 아날로그-디지털 변환기를 위한 시간 도메인 비교기)

  • Eo, Ji-Hun;Kim, Sang-Hun;Jang, Young-Chan
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.16 no.6
    • /
    • pp.1250-1259
    • /
    • 2012
  • In this paper, a time-domain comparator is proposed for a successive approximation (SA) analog-to-digital converter (ADC) with a low power and high resolution. The proposed time-domain comparator consists of a voltage-controlled delay converter with a clock feed-through compensation circuit, a time amplifier, and binary phase detector. It has a small input capacitance and compensates the clock feed-through noise. To analyze the performance of the proposed time-domain comparator, two 1V 10-bit 200-kS/s SA ADCs with a different time-domain comparator are implemented by using 0.18-${\mu}m$ 1-poly 6-metal CMOS process. The measured SNDR of the implemented SA ADC is 56.27 dB for the analog input signal of 11.1 kHz, and the clock feed-through compensation circuit and time amplifier of the proposed time-domain comparator enhance the SNDR of about 6 dB. The power consumption and area of the implemented SA ADC are 10.39 ${\mu}W$ and 0.126 mm2, respectively.

A Evaluation of the Maximum Power of the 94 GHz Gunn Diode Based on the Measured Oscillation Power (발진출력 측정을 통한 94 GHz Gunn Diode의 최대 전력 조사)

  • Lee, Dong-Hyun;Yeom, Kyung-Whan;Jung, Myung-Suk;Chun, Young-Hoon;Kang, Yeon-Duk;Han, Ki-Woong
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.26 no.5
    • /
    • pp.471-482
    • /
    • 2015
  • In this paper, design and implementation of the 94 GHz Gunn oscillator and the evaluation of the maximum power of the Gunn diode used in the oscillator are presented. The 94 GHz Gunn oscillator is used InP Gunn diode and designed employing a WR-10 waveguide. The designed oscillator is fabricated through machining and its performance is measured. The fabricated oscillator shows an oscillation frequency of 95 GHz, output power of 12.64 dBm, and phase noise of -92.7 dBc/Hz at 1 MHz offset frequency. To evaluation the maximum power of the InP Gunn diode used in oscillator, the oscillator structure is modified to a structure having a diaphram. The height of thick diaphram which is used in the oscillator is varied. As a result, an oscillator has several different load impedances, which makes it possible to plot $G_L-V^2$ plot at the post plane. Using the $G_L-V^2$ plot, the maximum power of used Gunn diode including post is computed to be 16.8 dBm. Furthermore using the shorted and zero bias Gunn diode, the post loss used for DC biasing can be computed. Using the two losses, The maximum power of a InP Gunn diode is computed to be 18.55 dBm at 95 GHz. This result is close to a datasheet.

A study on the design exploration of Optical Image Stabilization (OIS) for Smart phone (스마트폰을 위한 광학식 손떨림 보정 설계 탐색에 관한 연구)

  • Lee, Seung-Kwon;Kong, Jin-Hyeung
    • Journal of Digital Contents Society
    • /
    • v.19 no.8
    • /
    • pp.1603-1615
    • /
    • 2018
  • In order to achieve the low complexity and area, power in the design of Optical Image Stabilization (OIS) suitable for the smart phone, this paper presents the following design explorations, such as; optimization of gyroscope sampling rate, simple and accurate gyroscope filters, and reduced operating frequency of motion compensation, optimized bit width in ADC and DAC, evaluation of noise effects due to PWM driving. In experiments of gyroscope sampling frequencies, it is found that error values are unvaried in the frequency above 5KHz. The gyroscope filter is efficiently designed by combining the Fuzzy algorithm, to illustrate the reasonable compensation for the angle and phase errors. Further, in the PWM design, the power consumption of 2MHz driving is shown to decrease up to 50% with respect to the linear driving, and the imaging noises are reduced in the driving frequency above 2MHz driving frequency. The operating frequency could be reduced to 5KHz in controller and 10KHz in driver, respectively, in the motion compensation. For ADC and DAC, the optimized exploration experiments verify the minimum bit width of 11bits in ADC as well as 10bits in DAC without the performance degradation.

Determination of tetracycline antibiotics in food (식품 중 테트라싸이클린계 항생물질의 분석)

  • Park, Dongmi;Jeong, Jiyoon;Chang, Moonik;Im, Moohyeog;Park, Kunsang;Hong, Mooki
    • Analytical Science and Technology
    • /
    • v.18 no.3
    • /
    • pp.250-256
    • /
    • 2005
  • A selective method of high performance liquid chromatography with UV detector has been applied to determine 4 tetracycline antibiotics in the animal food, simultaneously. The targets were chlortetracycline (CTC), doxycycline (DC), oxytetracycline (OTC), and tetracycline (TC) that are used routinely in veterinary medicine for prevention and control of disease. Food samples were beef, pork, chicken, milk, whole egg, flatfish (Limanda yokohamae), jacopever (Sebastes hubbsi), seabream (Chrysophrys major), eel (Anguilla japonica) and lobster (Hommarus americanus). After extracting food samples with 20% trichloroacetic acid and McIlvaine buffer, they were purified by a $C_18$ SPE cartridge with 0.01M methanolic oxalic acid solution. The concentrated residue was re-dissolved in methanol, filtered, cleaned up and analyzed on a $C_18$ column. The mobile phase was a mixture of 0.01M oxalic acid and acetonitrile with a gradient ratio from 85:15 to 60:40. The UV wavelength was 365 nm. The overall recoveries were ranged from 71% to 98% and the limit of detections were 0.022 for CTC, 0.012 for DC and OTC and 0.009 mg/kg for TC at signal/noise > 3, respectively. As results, CTC, DC and TC were not detected in all selected food samples, however, OTC was detected in meat and fishes. The determined level of OTC was 0.04 ppm for pork, 0.17 ppm for flatfish and 0.05 and 0.08 ppm for jacopever, that were within the Maximum Residue Limits (MRLs) in the food.

The study on the capacity of synchronous CDMA return link for a Ka band satellite communication system (Ka 대역을 사용하는 동기화 CDMA 위성 시스템 리턴링크의 수용용량에 관한 연구)

  • 황승훈;이용한;박용서;황금찬
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.23 no.7
    • /
    • pp.1797-1806
    • /
    • 1998
  • Future satellite communication systems will be developed at Ka-band (20/30 GHz) owing to the relatively wide frequency allocation and current freedom from terrestrial interference for multimedia services. A serious disadvantage of the Ka-band, however, is the very high atmospheric attenuation in rainy weather. Synchronous CDMA drastically redces the effect of self-noise with several interesting features of CDMA for mobile communications such as fixible freuqncy rese, the capability of performin soft-handover and a lower sensitivity to interference. This paper evaluates the performance of a synchronous CDMA reture link for a Ka-band geostationary satellite communication system. For a fixed satellite channel whose characteristics depend on weather conditions, the signal envelope and phase for this channel is modelled as Gaussian. The bit error and outage probability, and the detection loss due to imperfect chip timing synchronization is analytically evaluated and the system capacity degaradation due to the weather condition is estimated. The two cases consist of the general case in which all users are affected by rain condition, and the worst case in which the reference user is only affected by rain attenuation. the results for two cases of rain condition clearly show that synchronous CDMA eases the power control requirements and has less sensitivity to imperfect power control.

  • PDF